mirror of
https://github.com/Ryujinx-NX/Ryujinx.git
synced 2024-11-14 21:17:43 -07:00
295fbd0542
* ARMeilleure: Add AVX512{F,VL,DQ,BW} detection Add `UseAvx512Ortho` and `UseAvx512OrthoFloat` optimization flags as short-hands for `F+VL` and `F+VL+DQ`. * ARMeilleure: Add initial support for EVEX instruction encoding Does not implement rounding, or exception controls. * ARMeilleure: Add `X86Vpternlogd` Accelerates the vector-`Not` instruction. * ARMeilleure: Add check for `OSXSAVE` for AVX{2,512} * ARMeilleure: Add check for `XCR0` flags Add XCR0 register checks for AVX and AVX512F, following the guidelines from section 14.3 and 15.2 from the Intel Architecture Software Developer's Manual. * ARMeilleure: Increment InternalVersion * ARMeilleure: Remove redundant `ReProtect` and `Dispose`, formatting * ARMeilleure: Move XCR0 procedure to GetXcr0Eax * ARMeilleure: Add `XCR0` to `FeatureInfo` structure * ARMeilleure: Utilize `ReadOnlySpan` for Xcr0 assembly Avoids an additional allocation * ARMeilleure: Formatting fixes |
||
---|---|---|
.. | ||
Cache | ||
PTC | ||
ArmEmitterContext.cs | ||
Compiler.cs | ||
CompilerContext.cs | ||
CompilerOptions.cs | ||
ControlFlowGraph.cs | ||
DelegateHelper.cs | ||
DelegateInfo.cs | ||
Delegates.cs | ||
DispatcherFunction.cs | ||
Dominance.cs | ||
EmitterContext.cs | ||
GuestFunction.cs | ||
IntervalTree.cs | ||
RegisterToLocal.cs | ||
RegisterUsage.cs | ||
RejitRequest.cs | ||
SsaConstruction.cs | ||
SsaDeconstruction.cs | ||
TranslatedFunction.cs | ||
Translator.cs | ||
TranslatorCache.cs | ||
TranslatorQueue.cs | ||
TranslatorStubs.cs |