2018-05-06 23:18:41 -06:00
|
|
|
// Copyright 2018 Dolphin Emulator Project
|
2021-07-04 19:22:19 -06:00
|
|
|
// SPDX-License-Identifier: GPL-2.0-or-later
|
2018-05-06 23:18:41 -06:00
|
|
|
|
|
|
|
#pragma once
|
|
|
|
|
|
|
|
#include <array>
|
|
|
|
#include <limits>
|
|
|
|
|
2018-05-10 08:35:00 -06:00
|
|
|
#include "Common/BitUtils.h"
|
2018-05-06 23:18:41 -06:00
|
|
|
#include "Common/CommonTypes.h"
|
|
|
|
|
|
|
|
namespace Common
|
|
|
|
{
|
|
|
|
template <typename T>
|
|
|
|
constexpr T SNANConstant()
|
|
|
|
{
|
|
|
|
return std::numeric_limits<T>::signaling_NaN();
|
|
|
|
}
|
|
|
|
|
|
|
|
// The most significant bit of the fraction is an is-quiet bit on all architectures we care about.
|
2023-08-23 11:36:52 -06:00
|
|
|
static constexpr u64 DOUBLE_QBIT = 0x0008000000000000ULL;
|
|
|
|
static constexpr u64 DOUBLE_SIGN = 0x8000000000000000ULL;
|
|
|
|
static constexpr u64 DOUBLE_EXP = 0x7FF0000000000000ULL;
|
|
|
|
static constexpr u64 DOUBLE_FRAC = 0x000FFFFFFFFFFFFFULL;
|
|
|
|
static constexpr u64 DOUBLE_ZERO = 0x0000000000000000ULL;
|
2023-10-13 11:27:03 -06:00
|
|
|
static constexpr int DOUBLE_EXP_WIDTH = 11;
|
|
|
|
static constexpr int DOUBLE_FRAC_WIDTH = 52;
|
2023-08-23 11:36:52 -06:00
|
|
|
|
|
|
|
static constexpr u32 FLOAT_SIGN = 0x80000000;
|
|
|
|
static constexpr u32 FLOAT_EXP = 0x7F800000;
|
|
|
|
static constexpr u32 FLOAT_FRAC = 0x007FFFFF;
|
|
|
|
static constexpr u32 FLOAT_ZERO = 0x00000000;
|
2023-10-13 11:27:03 -06:00
|
|
|
static constexpr int FLOAT_EXP_WIDTH = 8;
|
|
|
|
static constexpr int FLOAT_FRAC_WIDTH = 23;
|
2018-05-06 23:18:41 -06:00
|
|
|
|
|
|
|
inline bool IsQNAN(double d)
|
|
|
|
{
|
2018-05-10 08:35:00 -06:00
|
|
|
const u64 i = BitCast<u64>(d);
|
|
|
|
return ((i & DOUBLE_EXP) == DOUBLE_EXP) && ((i & DOUBLE_QBIT) == DOUBLE_QBIT);
|
2018-05-06 23:18:41 -06:00
|
|
|
}
|
|
|
|
|
|
|
|
inline bool IsSNAN(double d)
|
|
|
|
{
|
2018-05-10 08:35:00 -06:00
|
|
|
const u64 i = BitCast<u64>(d);
|
|
|
|
return ((i & DOUBLE_EXP) == DOUBLE_EXP) && ((i & DOUBLE_FRAC) != DOUBLE_ZERO) &&
|
|
|
|
((i & DOUBLE_QBIT) == DOUBLE_ZERO);
|
2018-05-06 23:18:41 -06:00
|
|
|
}
|
|
|
|
|
|
|
|
inline float FlushToZero(float f)
|
|
|
|
{
|
2018-05-10 08:35:00 -06:00
|
|
|
u32 i = BitCast<u32>(f);
|
|
|
|
if ((i & FLOAT_EXP) == 0)
|
2018-05-06 23:18:41 -06:00
|
|
|
{
|
2018-05-10 08:35:00 -06:00
|
|
|
// Turn into signed zero
|
|
|
|
i &= FLOAT_SIGN;
|
2018-05-06 23:18:41 -06:00
|
|
|
}
|
2018-05-10 08:35:00 -06:00
|
|
|
return BitCast<float>(i);
|
2018-05-06 23:18:41 -06:00
|
|
|
}
|
|
|
|
|
|
|
|
inline double FlushToZero(double d)
|
|
|
|
{
|
2018-05-10 08:35:00 -06:00
|
|
|
u64 i = BitCast<u64>(d);
|
|
|
|
if ((i & DOUBLE_EXP) == 0)
|
2018-05-06 23:18:41 -06:00
|
|
|
{
|
2018-05-10 08:35:00 -06:00
|
|
|
// Turn into signed zero
|
|
|
|
i &= DOUBLE_SIGN;
|
2018-05-06 23:18:41 -06:00
|
|
|
}
|
2018-05-10 08:35:00 -06:00
|
|
|
return BitCast<double>(i);
|
2018-05-06 23:18:41 -06:00
|
|
|
}
|
|
|
|
|
|
|
|
enum PPCFpClass
|
|
|
|
{
|
|
|
|
PPC_FPCLASS_QNAN = 0x11,
|
|
|
|
PPC_FPCLASS_NINF = 0x9,
|
|
|
|
PPC_FPCLASS_NN = 0x8,
|
|
|
|
PPC_FPCLASS_ND = 0x18,
|
|
|
|
PPC_FPCLASS_NZ = 0x12,
|
|
|
|
PPC_FPCLASS_PZ = 0x2,
|
|
|
|
PPC_FPCLASS_PD = 0x14,
|
|
|
|
PPC_FPCLASS_PN = 0x4,
|
|
|
|
PPC_FPCLASS_PINF = 0x5,
|
|
|
|
};
|
|
|
|
|
|
|
|
// Uses PowerPC conventions for the return value, so it can be easily
|
|
|
|
// used directly in CPU emulation.
|
|
|
|
u32 ClassifyDouble(double dvalue);
|
|
|
|
u32 ClassifyFloat(float fvalue);
|
|
|
|
|
|
|
|
struct BaseAndDec
|
|
|
|
{
|
|
|
|
int m_base;
|
|
|
|
int m_dec;
|
|
|
|
};
|
|
|
|
extern const std::array<BaseAndDec, 32> frsqrte_expected;
|
|
|
|
extern const std::array<BaseAndDec, 32> fres_expected;
|
|
|
|
|
|
|
|
// PowerPC approximation algorithms
|
|
|
|
double ApproximateReciprocalSquareRoot(double val);
|
|
|
|
double ApproximateReciprocal(double val);
|
|
|
|
|
|
|
|
} // namespace Common
|