piwalker/dolphin
1
0
Fork 0
mirror of https://github.com/dolphin-emu/dolphin.git synced 2025-07-23 22:29:39 -06:00
Code Issues Packages Projects Releases Wiki Activity

DSPLLE - flags&stuff,xar->subarn,0x80 kinda figured out,... (experimental)

Browse Source 
git-svn-id: https://dolphin-emu.googlecode.com/svn/trunk@5174 8ced0084-cf51-0410-be5f-012b33b47a6e
This commit is contained in:
Marko Pusljar
2010-03-08 21:25:35 +00:00
parent 76ad8db445
commit 70a712c065
14 changed files with 1351 additions and 1072 deletions
Download Patch File Download Diff File Expand all files Collapse all files

38
Source/Core/DSPCore/Src/DSPIntUtil.h
View File

@ -37,6 +37,7 @@
// ---------------------------------------------------------------------------------------
// --- SR
// ---------------------------------------------------------------------------------------
inline void dsp_SR_set_flag(int flag)
{
g_dsp.r[DSP_REG_SR] |= flag;
@ -47,9 +48,13 @@ inline bool dsp_SR_is_flag_set(int flag)
return (g_dsp.r[DSP_REG_SR] & flag) != 0;
}
// ---------------------------------------------------------------------------------------
// --- AR increments, decrements
// ---------------------------------------------------------------------------------------
//
// HORRIBLE UGLINESS, someone please fix.
// See http://code.google.com/p/dolphin-emu/source/detail?r=3125
inline u16 ToMask(u16 a)
{
a = a | (a >> 8);
@ -112,6 +117,24 @@ inline s16 dsp_increase_addr_reg(int reg, s16 value)
return tmp;
}
inline s16 dsp_decrease_addr_reg(int reg, s16 value)
{
s16 tmp = - 1;
// TODO: DO RIGHT!
if (value > 0) {
for (int i = 0; i < value; i++) {
tmp = dsp_decrement_addr_reg(reg, tmp);
}
} else if (value < 0) {
for (int i = 0; i < (int)(-value); i++) {
tmp = dsp_increment_addr_reg(reg, tmp);
}
} else
tmp = g_dsp.r[reg];
return tmp;
}
// ---------------------------------------------------------------------------------------
// --- reg
@ -143,18 +166,8 @@ inline void dsp_op_write_reg(int reg, u16 val)
case DSP_REG_ACM0:
case DSP_REG_ACM1:
g_dsp.r[reg] = val;
// Enabling the below sign extension code breaks things.
// There's probably some condition that enable it, maybe one of
// the status flags like M2.
// Or maybe it only happens when this call is a result of 'l and similar extended opcodes.
// Sign extend the loaded register. ACM0
// g_dsp.r[reg - DSP_REG_ACM0 + DSP_REG_ACH0] = ((s16)val < 0 ? 0xFFFF : 0);
// g_dsp.r[reg - DSP_REG_ACM0 + DSP_REG_ACL0] = 0; // ?
break;
// There might also be something similar for AX.L but I'm not at all sure about that.
// Stack registers.
case DSP_REG_ST0:
case DSP_REG_ST1:
@ -262,21 +275,18 @@ inline s16 dsp_get_acc_l(int _reg)
return g_dsp.r[DSP_REG_ACL0 + _reg];
}
inline s16 dsp_get_acc_m(int _reg)
{
_assert_(_reg < 2);
return g_dsp.r[DSP_REG_ACM0 + _reg];
}
inline s16 dsp_get_acc_h(int _reg)
{
_assert_(_reg < 2);
return g_dsp.r[DSP_REG_ACH0 + _reg];
}
// ---------------------------------------------------------------------------------------
// --- AX - extra accumulators (32-bit)
// ---------------------------------------------------------------------------------------