piwalker/dolphin
1
0
Fork 0
mirror of https://github.com/dolphin-emu/dolphin.git synced 2024-11-15 05:47:56 -07:00
Code Issues Actions Packages Projects Releases Wiki Activity

Jit64: addx - Deduplicate branches part 2

Browse Source 
No functional change, just simplify some repeated logic in the case
where we're dealing with exactly one immediate and one simple register
when overflow isn't needed.
This commit is contained in:
Sintendo 2020-04-19 22:55:43 +02:00
parent 72fbdf1a6b
commit f1c3ab359d
1 changed files with 4 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
Source/Core/Core/PowerPC/Jit64/Jit_Integer.cpp
View File

@ -1339,13 +1339,11 @@ void Jit64::addx(UGeckoInstruction inst)
{ {
LEA(32, Rd, MRegSum(Ra.GetSimpleReg(), Rb.GetSimpleReg())); LEA(32, Rd, MRegSum(Ra.GetSimpleReg(), Rb.GetSimpleReg()));
} }
else if (Ra.IsSimpleReg() && Rb.IsImm() && !inst.OE) else if ((Ra.IsSimpleReg() || Rb.IsSimpleReg()) && (Ra.IsImm() || Rb.IsImm()) && !inst.OE)
{ {
LEA(32, Rd, MDisp(Ra.GetSimpleReg(), Rb.SImm32())); RCOpArg& Rimm = Ra.IsImm() ? Ra : Rb;
} RCOpArg& Rreg = Ra.IsImm() ? Rb : Ra;
else if (Rb.IsSimpleReg() && Ra.IsImm() && !inst.OE) LEA(32, Rd, MDisp(Rreg.GetSimpleReg(), Rimm.SImm32()));
{
LEA(32, Rd, MDisp(Rb.GetSimpleReg(), Ra.SImm32()));
} }
else else
{ {