Sintendo 1c25e6352a
Jit64: addx - Emit nothing when possible ...
When the destination register matches a source register, the other
source register contains zero, and overflow isn't needed, the
instruction becomes a nop and we don't need to emit anything.
We could add specialized handling for the case where overflow is needed,
but none of the titles I tried would hit this path.
Before:
83 C7 00 add edi,0
After:
2020-04-21 22:35:17 +02:00
2020-03-24 10:16:17 +01:00
2020-04-16 21:01:14 -04:00
2020-01-14 10:57:35 +10:00
2019-11-28 05:13:21 -05:00
2020-03-05 21:20:34 +00:00
2019-09-09 11:38:21 +12:00
2020-03-30 17:46:50 +04:00
2020-04-16 18:29:16 -04:00
2020-04-18 12:42:12 +02:00
2020-04-21 22:35:17 +02:00
2019-11-28 05:13:21 -05:00
2020-04-02 12:52:16 +10:00
2020-04-02 12:52:16 +10:00
2020-03-16 21:04:19 +01:00
2019-11-09 15:31:51 +01:00
2019-11-09 15:31:51 +01:00
2020-03-30 06:15:17 -04:00
2020-03-02 17:38:28 +13:00
2020-04-09 11:39:29 +02:00
2020-04-09 00:21:04 +02:00
2019-12-28 19:20:41 +10:00
2019-12-28 19:20:41 +10:00
2019-11-11 07:32:57 -05:00
2020-02-14 11:51:36 +01:00
2019-11-06 16:31:02 -06:00
2020-03-18 12:03:07 +01:00
2020-01-31 20:45:08 +00:00
2019-06-26 17:55:51 +02:00
2019-06-26 17:55:51 +02:00
2019-12-28 19:20:41 +10:00
2019-12-29 23:45:02 -05:00
2020-04-10 00:18:53 +02:00
2019-08-26 02:11:49 -04:00
2020-02-06 07:24:00 -05:00
2019-07-30 20:14:51 -07:00
2019-08-26 02:11:49 -04:00
2020-02-17 21:05:32 -05:00
2020-02-17 21:05:32 -05:00
2020-01-04 11:43:33 -08:00
2020-01-23 22:58:23 -06:00
2020-01-23 22:58:23 -06:00
2019-11-11 07:32:57 -05:00
2020-03-16 21:04:19 +01:00
2020-03-16 21:04:19 +01:00
2019-08-21 09:38:35 -07:00
2019-07-18 22:29:04 +02:00
1c25e6352a