mirror of
https://github.com/dolphin-emu/dolphin.git
synced 2024-11-15 22:09:19 -07:00
700c135386
This reverts commit 9de77b7c23.
Setting x87 precision control is only supported on x86 platforms (not ARM or x64).
106 lines
2.6 KiB
C++
106 lines
2.6 KiB
C++
// Copyright 2013 Dolphin Emulator Project
|
|
// Licensed under GPLv2
|
|
// Refer to the license.txt file included.
|
|
|
|
#include <cfenv>
|
|
|
|
#include "Common/Common.h"
|
|
#include "Common/CPUDetect.h"
|
|
#include "Common/FPURoundMode.h"
|
|
|
|
#ifdef _WIN32
|
|
# include <mmintrin.h>
|
|
#else
|
|
# include <xmmintrin.h>
|
|
#endif
|
|
|
|
namespace FPURoundMode
|
|
{
|
|
// Get the default SSE states here.
|
|
static u32 saved_sse_state = _mm_getcsr();
|
|
static const u32 default_sse_state = _mm_getcsr();
|
|
|
|
void SetRoundMode(int mode)
|
|
{
|
|
// Convert PowerPC to native rounding mode.
|
|
const int rounding_mode_lut[] = {
|
|
FE_TONEAREST,
|
|
FE_TOWARDZERO,
|
|
FE_UPWARD,
|
|
FE_DOWNWARD
|
|
};
|
|
fesetround(rounding_mode_lut[mode]);
|
|
}
|
|
|
|
void SetPrecisionMode(PrecisionMode mode)
|
|
{
|
|
#ifdef _M_X86_32
|
|
// sets the floating-point lib to 53-bit
|
|
// PowerPC has a 53bit floating pipeline only
|
|
// eg: sscanf is very sensitive
|
|
#ifdef _WIN32
|
|
_control87(_PC_53, MCW_PC);
|
|
#else
|
|
const unsigned short PRECISION_MASK = 3 << 8;
|
|
const unsigned short precision_table[] = {
|
|
0 << 8, // 24 bits
|
|
2 << 8, // 53 bits
|
|
3 << 8, // 64 bits
|
|
};
|
|
unsigned short _mode;
|
|
asm ("fstcw %0" : "=m" (_mode));
|
|
_mode = (_mode & ~PRECISION_MASK) | precision_table[mode];
|
|
asm ("fldcw %0" : : "m" (_mode));
|
|
#endif
|
|
#else
|
|
//x64 doesn't need this - fpu is done with SSE
|
|
//but still - set any useful sse options here
|
|
#endif
|
|
}
|
|
|
|
void SetSIMDMode(int rounding_mode, bool non_ieee_mode)
|
|
{
|
|
// OR-mask for disabling FPU exceptions (bits 7-12 in the MXCSR register)
|
|
const u32 EXCEPTION_MASK = 0x1F80;
|
|
// Denormals-Are-Zero (non-IEEE mode: denormal inputs are set to +/- 0)
|
|
const u32 DAZ = 0x40;
|
|
// Flush-To-Zero (non-IEEE mode: denormal outputs are set to +/- 0)
|
|
const u32 FTZ = 0x8000;
|
|
// lookup table for FPSCR.RN-to-MXCSR.RC translation
|
|
static const u32 simd_rounding_table[] =
|
|
{
|
|
(0 << 13) | EXCEPTION_MASK, // nearest
|
|
(3 << 13) | EXCEPTION_MASK, // -inf
|
|
(2 << 13) | EXCEPTION_MASK, // +inf
|
|
(1 << 13) | EXCEPTION_MASK, // zero
|
|
};
|
|
u32 csr = simd_rounding_table[rounding_mode];
|
|
|
|
// Some initial steppings of Pentium 4 CPUs support FTZ but not DAZ.
|
|
// They will not flush input operands but flushing outputs only is better than nothing.
|
|
static const u32 denormalLUT[2] =
|
|
{
|
|
FTZ, // flush-to-zero only
|
|
FTZ | DAZ, // flush-to-zero and denormals-are-zero (may not be supported)
|
|
};
|
|
if (non_ieee_mode)
|
|
{
|
|
csr |= denormalLUT[cpu_info.bFlushToZero];
|
|
}
|
|
_mm_setcsr(csr);
|
|
}
|
|
|
|
void SaveSIMDState()
|
|
{
|
|
saved_sse_state = _mm_getcsr();
|
|
}
|
|
void LoadSIMDState()
|
|
{
|
|
_mm_setcsr(saved_sse_state);
|
|
}
|
|
void LoadDefaultSIMDState()
|
|
{
|
|
_mm_setcsr(default_sse_state);
|
|
}
|
|
}
|