mirror of
https://github.com/dolphin-emu/dolphin.git
synced 2024-11-15 05:47:56 -07:00
775dc8a9c0
git-svn-id: https://dolphin-emu.googlecode.com/svn/trunk@4 8ced0084-cf51-0410-be5f-012b33b47a6e
255 lines
7.1 KiB
C++
255 lines
7.1 KiB
C++
/////////////////////////////////////////////////////////////////////////
|
|
// $Id: syntax.cc,v 1.10 2006/04/27 15:11:45 sshwarts Exp $
|
|
/////////////////////////////////////////////////////////////////////////
|
|
#include <stdio.h>
|
|
#include "disasm.h"
|
|
|
|
//////////////////
|
|
// Intel STYLE
|
|
//////////////////
|
|
|
|
#define BX_DISASM_SUPPORT_X86_64
|
|
|
|
#ifdef BX_DISASM_SUPPORT_X86_64
|
|
|
|
static const char *intel_general_16bit_regname[16] = {
|
|
"ax", "cx", "dx", "bx", "sp", "bp", "si", "di",
|
|
"r8w", "r9w", "r10w", "r11w", "r12w", "r13w", "r14w", "r15w"
|
|
};
|
|
|
|
static const char *intel_general_32bit_regname[16] = {
|
|
"eax", "ecx", "edx", "ebx", "esp", "ebp", "esi", "edi",
|
|
"r8d", "r9d", "r10d", "r11d", "r12d", "r13d", "r14d", "r15d"
|
|
};
|
|
|
|
static const char *intel_general_64bit_regname[16] = {
|
|
"rax", "rcx", "rdx", "rbx", "rsp", "rbp", "rsi", "rdi",
|
|
"r8", "r9", "r10", "r11", "r12", "r13", "r14", "r15"
|
|
};
|
|
|
|
static const char *intel_general_8bit_regname_rex[16] = {
|
|
"al", "cl", "dl", "bl", "spl", "bpl", "sil", "dil",
|
|
"r8b", "r9b", "r10b", "r11b", "r12b", "r13b", "r14b", "r15b"
|
|
};
|
|
|
|
#else
|
|
|
|
static const char *intel_general_16bit_regname[8] = {
|
|
"ax", "cx", "dx", "bx", "sp", "bp", "si", "di"
|
|
};
|
|
|
|
static const char *intel_general_32bit_regname[8] = {
|
|
"eax", "ecx", "edx", "ebx", "esp", "ebp", "esi", "edi"
|
|
};
|
|
|
|
#endif
|
|
|
|
static const char *intel_general_8bit_regname[8] = {
|
|
"al", "cl", "dl", "bl", "ah", "ch", "dh", "bh"
|
|
};
|
|
|
|
static const char *intel_segment_name[8] = {
|
|
"es", "cs", "ss", "ds", "fs", "gs", "??", "??"
|
|
};
|
|
|
|
static const char *intel_index16[8] = {
|
|
"bx+si",
|
|
"bx+di",
|
|
"bp+si",
|
|
"bp+di",
|
|
"si",
|
|
"di",
|
|
"bp",
|
|
"bx"
|
|
};
|
|
|
|
|
|
//////////////////
|
|
// AT&T STYLE
|
|
//////////////////
|
|
|
|
#ifdef BX_DISASM_SUPPORT_X86_64
|
|
|
|
static const char *att_general_16bit_regname[16] = {
|
|
"%ax", "%cx", "%dx", "%bx", "%sp", "%bp", "%si", "%di",
|
|
"%r8w", "%r9w", "%r10w", "%r11w", "%r12w", "%r13w", "%r14w", "%r15w"
|
|
};
|
|
|
|
static const char *att_general_32bit_regname[16] = {
|
|
"%eax", "%ecx", "%edx", "%ebx", "%esp", "%ebp", "%esi", "%edi",
|
|
"%r8d", "%r9d", "%r10d", "%r11d", "%r12d", "%r13d", "%r14d", "%r15d"
|
|
};
|
|
|
|
static const char *att_general_64bit_regname[16] = {
|
|
"%rax", "%rcx", "%rdx", "%rbx", "%rsp", "%rbp", "%rsi", "%rdi",
|
|
"%r8", "%r9", "%r10", "%r11", "%r12", "%r13", "%r14", "%r15"
|
|
};
|
|
|
|
static const char *att_general_8bit_regname_rex[16] = {
|
|
"%al", "%cl", "%dl", "%bl", "%spl", "%bpl", "%sil", "%dil",
|
|
"%r8b", "%r9b", "%r10b", "%r11b", "%r12b", "%r13b", "%r14b", "%r15b"
|
|
};
|
|
|
|
#else
|
|
|
|
static const char *att_general_16bit_regname[8] = {
|
|
"%ax", "%cx", "%dx", "%bx", "%sp", "%bp", "%si", "%di"
|
|
};
|
|
|
|
static const char *att_general_32bit_regname[8] = {
|
|
"%eax", "%ecx", "%edx", "%ebx", "%esp", "%ebp", "%esi", "%edi"
|
|
};
|
|
|
|
#endif
|
|
|
|
static const char *att_general_8bit_regname[8] = {
|
|
"%al", "%cl", "%dl", "%bl", "%ah", "%ch", "%dh", "%bh"
|
|
};
|
|
|
|
static const char *att_segment_name[8] = {
|
|
"%es", "%cs", "%ss", "%ds", "%fs", "%gs", "%??", "%??"
|
|
};
|
|
|
|
static const char *att_index16[8] = {
|
|
"%bx, %si",
|
|
"%bx, %di",
|
|
"%bp, %si",
|
|
"%bp, %di",
|
|
"%si",
|
|
"%di",
|
|
"%bp",
|
|
"%bx"
|
|
};
|
|
|
|
#define NULL_SEGMENT_REGISTER 7
|
|
|
|
void disassembler::initialize_modrm_segregs()
|
|
{
|
|
sreg_mod00_rm16[0] = segment_name[DS_REG];
|
|
sreg_mod00_rm16[1] = segment_name[DS_REG];
|
|
sreg_mod00_rm16[2] = segment_name[SS_REG];
|
|
sreg_mod00_rm16[3] = segment_name[SS_REG];
|
|
sreg_mod00_rm16[4] = segment_name[DS_REG];
|
|
sreg_mod00_rm16[5] = segment_name[DS_REG];
|
|
sreg_mod00_rm16[6] = segment_name[DS_REG];
|
|
sreg_mod00_rm16[7] = segment_name[DS_REG];
|
|
|
|
sreg_mod01or10_rm16[0] = segment_name[DS_REG];
|
|
sreg_mod01or10_rm16[1] = segment_name[DS_REG];
|
|
sreg_mod01or10_rm16[2] = segment_name[SS_REG];
|
|
sreg_mod01or10_rm16[3] = segment_name[SS_REG];
|
|
sreg_mod01or10_rm16[4] = segment_name[DS_REG];
|
|
sreg_mod01or10_rm16[5] = segment_name[DS_REG];
|
|
sreg_mod01or10_rm16[6] = segment_name[SS_REG];
|
|
sreg_mod01or10_rm16[7] = segment_name[DS_REG];
|
|
|
|
sreg_mod01or10_rm32[0] = segment_name[DS_REG];
|
|
sreg_mod01or10_rm32[1] = segment_name[DS_REG];
|
|
sreg_mod01or10_rm32[2] = segment_name[DS_REG];
|
|
sreg_mod01or10_rm32[3] = segment_name[DS_REG];
|
|
sreg_mod01or10_rm32[4] = segment_name[NULL_SEGMENT_REGISTER];
|
|
sreg_mod01or10_rm32[5] = segment_name[SS_REG];
|
|
sreg_mod01or10_rm32[6] = segment_name[DS_REG];
|
|
sreg_mod01or10_rm32[7] = segment_name[DS_REG];
|
|
|
|
sreg_mod00_base32[0] = segment_name[DS_REG];
|
|
sreg_mod00_base32[1] = segment_name[DS_REG];
|
|
sreg_mod00_base32[2] = segment_name[DS_REG];
|
|
sreg_mod00_base32[3] = segment_name[DS_REG];
|
|
sreg_mod00_base32[4] = segment_name[SS_REG];
|
|
sreg_mod00_base32[5] = segment_name[DS_REG];
|
|
sreg_mod00_base32[6] = segment_name[DS_REG];
|
|
sreg_mod00_base32[7] = segment_name[DS_REG];
|
|
|
|
sreg_mod01or10_base32[0] = segment_name[DS_REG];
|
|
sreg_mod01or10_base32[1] = segment_name[DS_REG];
|
|
sreg_mod01or10_base32[2] = segment_name[DS_REG];
|
|
sreg_mod01or10_base32[3] = segment_name[DS_REG];
|
|
sreg_mod01or10_base32[4] = segment_name[SS_REG];
|
|
sreg_mod01or10_base32[5] = segment_name[SS_REG];
|
|
sreg_mod01or10_base32[6] = segment_name[DS_REG];
|
|
sreg_mod01or10_base32[7] = segment_name[DS_REG];
|
|
}
|
|
|
|
//////////////////
|
|
// Intel STYLE
|
|
//////////////////
|
|
|
|
void disassembler::set_syntax_intel()
|
|
{
|
|
intel_mode = 1;
|
|
|
|
general_16bit_regname = intel_general_16bit_regname;
|
|
general_8bit_regname = intel_general_8bit_regname;
|
|
general_32bit_regname = intel_general_32bit_regname;
|
|
general_8bit_regname_rex = intel_general_8bit_regname_rex;
|
|
general_64bit_regname = intel_general_64bit_regname;
|
|
|
|
segment_name = intel_segment_name;
|
|
index16 = intel_index16;
|
|
|
|
initialize_modrm_segregs();
|
|
}
|
|
|
|
void disassembler::print_disassembly_intel(const x86_insn *insn, const BxDisasmOpcodeInfo_t *entry)
|
|
{
|
|
// print opcode
|
|
dis_sprintf("%s ", entry->IntelOpcode);
|
|
|
|
if (entry->Operand1) {
|
|
(this->*entry->Operand1)(insn);
|
|
}
|
|
if (entry->Operand2) {
|
|
dis_sprintf(", ");
|
|
(this->*entry->Operand2)(insn);
|
|
}
|
|
if (entry->Operand3) {
|
|
dis_sprintf(", ");
|
|
(this->*entry->Operand3)(insn);
|
|
}
|
|
}
|
|
|
|
//////////////////
|
|
// AT&T STYLE
|
|
//////////////////
|
|
|
|
void disassembler::set_syntax_att()
|
|
{
|
|
intel_mode = 0;
|
|
|
|
general_16bit_regname = att_general_16bit_regname;
|
|
general_8bit_regname = att_general_8bit_regname;
|
|
general_32bit_regname = att_general_32bit_regname;
|
|
general_8bit_regname_rex = att_general_8bit_regname_rex;
|
|
general_64bit_regname = att_general_64bit_regname;
|
|
|
|
segment_name = att_segment_name;
|
|
index16 = att_index16;
|
|
|
|
initialize_modrm_segregs();
|
|
}
|
|
|
|
void disassembler::toggle_syntax_mode()
|
|
{
|
|
if (intel_mode) set_syntax_att();
|
|
else set_syntax_intel();
|
|
}
|
|
|
|
void disassembler::print_disassembly_att(const x86_insn *insn, const BxDisasmOpcodeInfo_t *entry)
|
|
{
|
|
// print opcode
|
|
dis_sprintf("%s ", entry->AttOpcode);
|
|
|
|
if (entry->Operand3) {
|
|
(this->*entry->Operand3)(insn);
|
|
dis_sprintf(", ");
|
|
}
|
|
if (entry->Operand2) {
|
|
(this->*entry->Operand2)(insn);
|
|
dis_sprintf(", ");
|
|
}
|
|
if (entry->Operand1) {
|
|
(this->*entry->Operand1)(insn);
|
|
}
|
|
}
|