piwalker/melonDS
1
0
Fork 0
mirror of https://github.com/melonDS-emu/melonDS.git synced 2025-07-26 07:39:56 -06:00
Code Issues Packages Projects Releases Wiki Activity

more instructions. some handling of CPU mode switching.

Browse Source
This commit is contained in:
StapleButter
2016-12-03 04:41:10 +01:00
parent 6213245f3a
commit 30f85e3400
5 changed files with 198 additions and 69 deletions
Download Patch File Download Diff File Expand all files Collapse all files

128
ARM_InstrTable.h
View File

@ -1374,100 +1374,100 @@ INSTRFUNC_PROTO(ARMInstrTable[4096]) =
// 1110 0000 0000
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_MCR, A_UNK, A_MCR,
A_UNK, A_MCR, A_UNK, A_MCR,
A_UNK, A_MCR, A_UNK, A_MCR,
A_UNK, A_MCR, A_UNK, A_MCR,
// 1110 0001 0000
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_MRC, A_UNK, A_MRC,
A_UNK, A_MRC, A_UNK, A_MRC,
A_UNK, A_MRC, A_UNK, A_MRC,
A_UNK, A_MRC, A_UNK, A_MRC,
// 1110 0010 0000
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_MCR, A_UNK, A_MCR,
A_UNK, A_MCR, A_UNK, A_MCR,
A_UNK, A_MCR, A_UNK, A_MCR,
A_UNK, A_MCR, A_UNK, A_MCR,
// 1110 0011 0000
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_MRC, A_UNK, A_MRC,
A_UNK, A_MRC, A_UNK, A_MRC,
A_UNK, A_MRC, A_UNK, A_MRC,
A_UNK, A_MRC, A_UNK, A_MRC,
// 1110 0100 0000
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_MCR, A_UNK, A_MCR,
A_UNK, A_MCR, A_UNK, A_MCR,
A_UNK, A_MCR, A_UNK, A_MCR,
A_UNK, A_MCR, A_UNK, A_MCR,
// 1110 0101 0000
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_MRC, A_UNK, A_MRC,
A_UNK, A_MRC, A_UNK, A_MRC,
A_UNK, A_MRC, A_UNK, A_MRC,
A_UNK, A_MRC, A_UNK, A_MRC,
// 1110 0110 0000
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_MCR, A_UNK, A_MCR,
A_UNK, A_MCR, A_UNK, A_MCR,
A_UNK, A_MCR, A_UNK, A_MCR,
A_UNK, A_MCR, A_UNK, A_MCR,
// 1110 0111 0000
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_MRC, A_UNK, A_MRC,
A_UNK, A_MRC, A_UNK, A_MRC,
A_UNK, A_MRC, A_UNK, A_MRC,
A_UNK, A_MRC, A_UNK, A_MRC,
// 1110 1000 0000
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_MCR, A_UNK, A_MCR,
A_UNK, A_MCR, A_UNK, A_MCR,
A_UNK, A_MCR, A_UNK, A_MCR,
A_UNK, A_MCR, A_UNK, A_MCR,
// 1110 1001 0000
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_MRC, A_UNK, A_MRC,
A_UNK, A_MRC, A_UNK, A_MRC,
A_UNK, A_MRC, A_UNK, A_MRC,
A_UNK, A_MRC, A_UNK, A_MRC,
// 1110 1010 0000
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_MCR, A_UNK, A_MCR,
A_UNK, A_MCR, A_UNK, A_MCR,
A_UNK, A_MCR, A_UNK, A_MCR,
A_UNK, A_MCR, A_UNK, A_MCR,
// 1110 1011 0000
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_MRC, A_UNK, A_MRC,
A_UNK, A_MRC, A_UNK, A_MRC,
A_UNK, A_MRC, A_UNK, A_MRC,
A_UNK, A_MRC, A_UNK, A_MRC,
// 1110 1100 0000
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_MCR, A_UNK, A_MCR,
A_UNK, A_MCR, A_UNK, A_MCR,
A_UNK, A_MCR, A_UNK, A_MCR,
A_UNK, A_MCR, A_UNK, A_MCR,
// 1110 1101 0000
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_MRC, A_UNK, A_MRC,
A_UNK, A_MRC, A_UNK, A_MRC,
A_UNK, A_MRC, A_UNK, A_MRC,
A_UNK, A_MRC, A_UNK, A_MRC,
// 1110 1110 0000
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_MCR, A_UNK, A_MCR,
A_UNK, A_MCR, A_UNK, A_MCR,
A_UNK, A_MCR, A_UNK, A_MCR,
A_UNK, A_MCR, A_UNK, A_MCR,
// 1110 1111 0000
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_MRC, A_UNK, A_MRC,
A_UNK, A_MRC, A_UNK, A_MRC,
A_UNK, A_MRC, A_UNK, A_MRC,
A_UNK, A_MRC, A_UNK, A_MRC,