Revert "improve timings further"

This reverts commit 764ee9ea1a.
This commit is contained in:
Jaklyy
2024-07-19 17:52:26 -04:00
parent 4f6db5a173
commit 36f4f2c5d3
2 changed files with 16 additions and 17 deletions

View File

@ -278,13 +278,12 @@ public:
Cycles += std::max(numC, numI);
}
void AddCycles_CIF(s32 numI, s32 numL)
void AddCycles_CIL(s32 numI, s32 numL)
{
// (code||internal)+forced
// used by certain multiply instructions
// seems likely that the execute stage occurs 2 cycles before the fetch stage ends....?
// could also be in some way related to interlock and the memory stage
// though that doesn't explain why some non-S variants trigger this
// (code||internal)+forced interlock
// used by S variants of multiply instructions on the ARM9
// seems that instead of adding extra hardware logic to allow for handling the memory stage of the instructions during the execute stage
// it instead seems to force a two cycle interlock allowing for the interlocked cycle to be executed without any special logic + presumably an extra cycle to set flags
s32 numC = CodeCycles;
numI += 1;
Cycles += std::max(numC, numI) + numL;