piwalker/melonDS
1
0
Fork 0
mirror of https://github.com/melonDS-emu/melonDS.git synced 2025-07-25 07:10:00 -06:00
Code Issues Packages Projects Releases Wiki Activity

add MSR/MRS. also fix misc error with LDR ROR effect.

Browse Source 
see shibboleet, I can do it too :>
This commit is contained in:
StapleButter
2016-12-03 02:09:04 +01:00
parent 23d584ca4c
commit 844ca45055
5 changed files with 113 additions and 16 deletions
Download Patch File Download Diff File Expand all files Collapse all files

24
ARM_InstrTable.h
View File

@ -100,7 +100,7 @@ INSTRFUNC_PROTO(ARMInstrTable[4096]) =
// 0001 0000 0000
A_UNK, A_UNK, A_UNK, A_UNK,
A_MRS, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
@ -112,7 +112,7 @@ INSTRFUNC_PROTO(ARMInstrTable[4096]) =
A_UNK, A_UNK, A_UNK, A_UNK,
// 0001 0010 0000
A_UNK, A_UNK, A_UNK, A_UNK,
A_MSR_REG, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
@ -124,7 +124,7 @@ INSTRFUNC_PROTO(ARMInstrTable[4096]) =
A_UNK, A_UNK, A_UNK, A_UNK,
// 0001 0100 0000
A_UNK, A_UNK, A_UNK, A_UNK,
A_MRS, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
@ -136,7 +136,7 @@ INSTRFUNC_PROTO(ARMInstrTable[4096]) =
A_UNK, A_UNK, A_UNK, A_UNK,
// 0001 0110 0000
A_UNK, A_UNK, A_UNK, A_UNK,
A_MSR_REG, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
@ -308,10 +308,10 @@ INSTRFUNC_PROTO(ARMInstrTable[4096]) =
A_TST_IMM, A_TST_IMM, A_TST_IMM, A_TST_IMM,
// 0011 0010 0000
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_MSR_IMM, A_MSR_IMM, A_MSR_IMM, A_MSR_IMM,
A_MSR_IMM, A_MSR_IMM, A_MSR_IMM, A_MSR_IMM,
A_MSR_IMM, A_MSR_IMM, A_MSR_IMM, A_MSR_IMM,
A_MSR_IMM, A_MSR_IMM, A_MSR_IMM, A_MSR_IMM,
// 0011 0011 0000
A_TEQ_IMM, A_TEQ_IMM, A_TEQ_IMM, A_TEQ_IMM,
@ -332,10 +332,10 @@ INSTRFUNC_PROTO(ARMInstrTable[4096]) =
A_CMP_IMM, A_CMP_IMM, A_CMP_IMM, A_CMP_IMM,
// 0011 0110 0000
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_UNK, A_UNK, A_UNK, A_UNK,
A_MSR_IMM, A_MSR_IMM, A_MSR_IMM, A_MSR_IMM,
A_MSR_IMM, A_MSR_IMM, A_MSR_IMM, A_MSR_IMM,
A_MSR_IMM, A_MSR_IMM, A_MSR_IMM, A_MSR_IMM,
A_MSR_IMM, A_MSR_IMM, A_MSR_IMM, A_MSR_IMM,
// 0011 0111 0000
A_CMN_IMM, A_CMN_IMM, A_CMN_IMM, A_CMN_IMM,