lay base for GBACart refactor. remove 8bit GBA ROM write (doesn't work on hardware). also add 8bit wifi read while we're at it.

This commit is contained in:
Arisotura
2021-04-24 13:34:32 +02:00
parent 4894541075
commit 91ff9d08d5
3 changed files with 111 additions and 156 deletions

View File

@ -697,6 +697,32 @@ void RelocateSave(const char* path, bool write)
GBACart_SRAM::RelocateSave(path, write); GBACart_SRAM::RelocateSave(path, write);
} }
u16 ROMRead(u32 addr)
{
// TODO read from actual cart!
return (addr >> 1) & 0xFFFF;
}
void ROMWrite(u32 addr, u16 val)
{
// TODO write to actual cart!
}
u8 SRAMRead(u32 addr)
{
// TODO
return 0xFF;
}
void SRAMWrite(u32 addr, u8 val)
{
// TODO
}
// referenced from mGBA // referenced from mGBA
void WriteGPIO(u32 addr, u16 val) void WriteGPIO(u32 addr, u16 val)
{ {

View File

@ -46,6 +46,22 @@ void Write32(u32 addr, u32 val);
namespace GBACart namespace GBACart
{ {
// CartCommon -- base code shared by all cart types
class CartCommon
{
public:
CartCommon();
~CartCommon();
virtual void DoSavestate(Savestate* file) = 0;
virtual u16 ROMRead(u32 addr) = 0;
virtual void ROMWrite(u32 addr, u16 val) = 0;
virtual u8 SRAMRead(u32 addr) = 0;
virtual void SRAMWrite(u32 addr, u8 val) = 0;
};
struct GPIO struct GPIO
{ {
u16 data; u16 data;
@ -69,6 +85,12 @@ bool LoadROM(const char* path, const char* sram);
bool LoadROM(const u8* romdata, u32 filelength, const char *sram); bool LoadROM(const u8* romdata, u32 filelength, const char *sram);
void RelocateSave(const char* path, bool write); void RelocateSave(const char* path, bool write);
u16 ROMRead(u32 addr);
void ROMWrite(u32 addr, u16 val);
u8 SRAMRead(u32 addr);
void SRAMWrite(u32 addr, u8 val);
void WriteGPIO(u32 addr, u16 val); void WriteGPIO(u32 addr, u16 val);
} }

View File

@ -1943,19 +1943,12 @@ u8 ARM9Read8(u32 addr)
case 0x08000000: case 0x08000000:
case 0x09000000: case 0x09000000:
if (ExMemCnt[0] & (1<<7)) return 0x00; // deselected CPU is 00h-filled if (ExMemCnt[0] & (1<<7)) return 0x00; // deselected CPU is 00h-filled
if (GBACart::CartInserted) if (addr & 0x1) return GBACart::ROMRead(addr-1) >> 8;
{ return GBACart::ROMRead(addr) & 0xFF;
return *(u8*)&GBACart::CartROM[addr & (GBACart::CartROMSize-1)];
}
return 0xFF; // TODO: proper open bus
case 0x0A000000: case 0x0A000000:
if (ExMemCnt[0] & (1<<7)) return 0x00; // deselected CPU is 00h-filled if (ExMemCnt[0] & (1<<7)) return 0x00; // deselected CPU is 00h-filled
if (GBACart::CartInserted) return GBACart::SRAMRead(addr);
{
return GBACart_SRAM::Read8(addr & (GBACart_SRAM::SRAMLength-1));
}
return 0xFF; // TODO: proper open bus
} }
printf("unknown arm9 read8 %08X\n", addr); printf("unknown arm9 read8 %08X\n", addr);
@ -2008,22 +2001,15 @@ u16 ARM9Read16(u32 addr)
case 0x08000000: case 0x08000000:
case 0x09000000: case 0x09000000:
if (ExMemCnt[0] & (1<<7)) return 0x0000; // deselected CPU is 00h-filled if (ExMemCnt[0] & (1<<7)) return 0x0000; // deselected CPU is 00h-filled
if (GBACart::CartInserted) return GBACart::ROMRead(addr);
{
return *(u16*)&GBACart::CartROM[addr & (GBACart::CartROMSize-1)];
}
return 0xFFFF; // TODO: proper open bus
case 0x0A000000: case 0x0A000000:
if (ExMemCnt[0] & (1<<7)) return 0x0000; // deselected CPU is 00h-filled if (ExMemCnt[0] & (1<<7)) return 0x0000; // deselected CPU is 00h-filled
if (GBACart::CartInserted) return GBACart::SRAMRead(addr) |
{ (GBACart::SRAMRead(addr+1) << 8);
return GBACart_SRAM::Read16(addr & (GBACart_SRAM::SRAMLength-1));
}
return 0xFFFF; // TODO: proper open bus
} }
//printf("unknown arm9 read16 %08X %08X\n", addr, ARM9->R[15]); printf("unknown arm9 read16 %08X %08X\n", addr, ARM9->R[15]);
return 0; return 0;
} }
@ -2073,19 +2059,15 @@ u32 ARM9Read32(u32 addr)
case 0x08000000: case 0x08000000:
case 0x09000000: case 0x09000000:
if (ExMemCnt[0] & (1<<7)) return 0x00000000; // deselected CPU is 00h-filled if (ExMemCnt[0] & (1<<7)) return 0x00000000; // deselected CPU is 00h-filled
if (GBACart::CartInserted) return GBACart::ROMRead(addr) |
{ (GBACart::ROMRead(addr+2) << 16);
return *(u32*)&GBACart::CartROM[addr & (GBACart::CartROMSize-1)];
}
return 0xFFFFFFFF; // TODO: proper open bus
case 0x0A000000: case 0x0A000000:
if (ExMemCnt[0] & (1<<7)) return 0x00000000; // deselected CPU is 00h-filled if (ExMemCnt[0] & (1<<7)) return 0x00000000; // deselected CPU is 00h-filled
if (GBACart::CartInserted) return GBACart::SRAMRead(addr) |
{ (GBACart::SRAMRead(addr+1) << 8) |
return GBACart_SRAM::Read32(addr & (GBACart_SRAM::SRAMLength-1)); (GBACart::SRAMRead(addr+2) << 16) |
} (GBACart::SRAMRead(addr+3) << 24);
return 0xFFFFFFFF; // TODO: proper open bus
} }
printf("unknown arm9 read32 %08X | %08X %08X\n", addr, ARM9->R[15], ARM9->R[12]); printf("unknown arm9 read32 %08X | %08X %08X\n", addr, ARM9->R[15], ARM9->R[12]);
@ -2120,28 +2102,15 @@ void ARM9Write8(u32 addr, u8 val)
case 0x05000000: case 0x05000000:
case 0x06000000: case 0x06000000:
case 0x07000000: case 0x07000000:
// checkme
return; return;
case 0x08000000: case 0x08000000:
case 0x09000000: case 0x09000000:
if (ExMemCnt[0] & (1<<7)) return; // deselected CPU, skip the write return;
if (GBACart::CartInserted)
{
if ((addr & 0x00FFFFFF) >= 0xC4 && (addr & 0x00FFFFFF) <= 0xC9)
{
GBACart::WriteGPIO(addr & (GBACart::CartROMSize-1), val);
return;
}
}
break;
case 0x0A000000: case 0x0A000000:
if (ExMemCnt[0] & (1<<7)) return; // deselected CPU, skip the write if (ExMemCnt[0] & (1<<7)) return; // deselected CPU, skip the write
if (GBACart::CartInserted) GBACart::SRAMWrite(addr, val);
{
GBACart_SRAM::Write8(addr & (GBACart_SRAM::SRAMLength-1), val);
}
return; return;
} }
@ -2199,28 +2168,17 @@ void ARM9Write16(u32 addr, u16 val)
case 0x08000000: case 0x08000000:
case 0x09000000: case 0x09000000:
if (ExMemCnt[0] & (1<<7)) return; // deselected CPU, skip the write if (ExMemCnt[0] & (1<<7)) return; // deselected CPU, skip the write
if (GBACart::CartInserted) GBACart::ROMWrite(addr, val);
{ return;
// Note: the lower bound is adjusted such that a write starting
// there will hit the first byte of the GPIO region.
if ((addr & 0x00FFFFFF) >= 0xC3 && (addr & 0x00FFFFFF) <= 0xC9)
{
GBACart::WriteGPIO(addr & (GBACart::CartROMSize-1), val);
return;
}
}
break;
case 0x0A000000: case 0x0A000000:
if (ExMemCnt[0] & (1<<7)) return; // deselected CPU, skip the write if (ExMemCnt[0] & (1<<7)) return; // deselected CPU, skip the write
if (GBACart::CartInserted) GBACart::SRAMWrite(addr, val & 0xFF);
{ GBACart::SRAMWrite(addr+1, val >> 8);
GBACart_SRAM::Write16(addr & (GBACart_SRAM::SRAMLength-1), val);
}
return; return;
} }
//printf("unknown arm9 write16 %08X %04X\n", addr, val); printf("unknown arm9 write16 %08X %04X\n", addr, val);
} }
void ARM9Write32(u32 addr, u32 val) void ARM9Write32(u32 addr, u32 val)
@ -2274,29 +2232,20 @@ void ARM9Write32(u32 addr, u32 val)
case 0x08000000: case 0x08000000:
case 0x09000000: case 0x09000000:
if (ExMemCnt[0] & (1<<7)) return; // deselected CPU, skip the write if (ExMemCnt[0] & (1<<7)) return; // deselected CPU, skip the write
if (GBACart::CartInserted) GBACart::ROMWrite(addr, val & 0xFFFF);
{ GBACart::ROMWrite(addr+2, val >> 16);
// Note: the lower bound is adjusted such that a write starting return;
// there will hit the first byte of the GPIO region.
if ((addr & 0x00FFFFFF) >= 0xC1 && (addr & 0x00FFFFFF) <= 0xC9)
{
GBACart::WriteGPIO(addr & (GBACart::CartROMSize-1), val & 0xFF);
GBACart::WriteGPIO((addr + 2) & (GBACart::CartROMSize-1), (val >> 16) & 0xFF);
return;
}
}
break;
case 0x0A000000: case 0x0A000000:
if (ExMemCnt[0] & (1<<7)) return; // deselected CPU, skip the write if (ExMemCnt[0] & (1<<7)) return; // deselected CPU, skip the write
if (GBACart::CartInserted) GBACart::SRAMWrite(addr, val & 0xFF);
{ GBACart::SRAMWrite(addr+1, (val >> 8) & 0xFF);
GBACart_SRAM::Write32(addr & (GBACart_SRAM::SRAMLength-1), val); GBACart::SRAMWrite(addr+2, (val >> 16) & 0xFF);
} GBACart::SRAMWrite(addr+3, val >> 24);
return; return;
} }
//printf("unknown arm9 write32 %08X %08X | %08X\n", addr, val, ARM9->R[15]); printf("unknown arm9 write32 %08X %08X | %08X\n", addr, val, ARM9->R[15]);
} }
bool ARM9GetMemRegion(u32 addr, bool write, MemRegion* region) bool ARM9GetMemRegion(u32 addr, bool write, MemRegion* region)
@ -2366,6 +2315,14 @@ u8 ARM7Read8(u32 addr)
case 0x04000000: case 0x04000000:
return ARM7IORead8(addr); return ARM7IORead8(addr);
case 0x04800000:
if (addr < 0x04810000)
{
if (addr & 0x1) return Wifi::Read(addr-1) >> 8;
return Wifi::Read(addr) & 0xFF;
}
break;
case 0x06000000: case 0x06000000:
case 0x06800000: case 0x06800000:
return GPU::ReadVRAM_ARM7<u8>(addr); return GPU::ReadVRAM_ARM7<u8>(addr);
@ -2375,20 +2332,13 @@ u8 ARM7Read8(u32 addr)
case 0x09000000: case 0x09000000:
case 0x09800000: case 0x09800000:
if (!(ExMemCnt[0] & (1<<7))) return 0x00; // deselected CPU is 00h-filled if (!(ExMemCnt[0] & (1<<7))) return 0x00; // deselected CPU is 00h-filled
if (GBACart::CartInserted) if (addr & 0x1) return GBACart::ROMRead(addr-1) >> 8;
{ return GBACart::ROMRead(addr) & 0xFF;
return *(u8*)&GBACart::CartROM[addr & (GBACart::CartROMSize-1)];
}
return 0xFF; // TODO: proper open bus
case 0x0A000000: case 0x0A000000:
case 0x0A800000: case 0x0A800000:
if (!(ExMemCnt[0] & (1<<7))) return 0x00; // deselected CPU is 00h-filled if (!(ExMemCnt[0] & (1<<7))) return 0x00; // deselected CPU is 00h-filled
if (GBACart::CartInserted) return GBACart::SRAMRead(addr);
{
return GBACart_SRAM::Read8(addr & (GBACart_SRAM::SRAMLength-1));
}
return 0xFF; // TODO: proper open bus
} }
printf("unknown arm7 read8 %08X %08X %08X/%08X\n", addr, ARM7->R[15], ARM7->R[0], ARM7->R[1]); printf("unknown arm7 read8 %08X %08X %08X/%08X\n", addr, ARM7->R[15], ARM7->R[0], ARM7->R[1]);
@ -2445,20 +2395,13 @@ u16 ARM7Read16(u32 addr)
case 0x09000000: case 0x09000000:
case 0x09800000: case 0x09800000:
if (!(ExMemCnt[0] & (1<<7))) return 0x0000; // deselected CPU is 00h-filled if (!(ExMemCnt[0] & (1<<7))) return 0x0000; // deselected CPU is 00h-filled
if (GBACart::CartInserted) return GBACart::ROMRead(addr);
{
return *(u16*)&GBACart::CartROM[addr & (GBACart::CartROMSize-1)];
}
return 0xFFFF; // TODO: proper open bus
case 0x0A000000: case 0x0A000000:
case 0x0A800000: case 0x0A800000:
if (!(ExMemCnt[0] & (1<<7))) return 0x0000; // deselected CPU is 00h-filled if (!(ExMemCnt[0] & (1<<7))) return 0x0000; // deselected CPU is 00h-filled
if (GBACart::CartInserted) return GBACart::SRAMRead(addr) |
{ (GBACart::SRAMRead(addr+1) << 8);
return GBACart_SRAM::Read16(addr & (GBACart_SRAM::SRAMLength-1));
}
return 0xFFFF; // TODO: proper open bus
} }
printf("unknown arm7 read16 %08X %08X\n", addr, ARM7->R[15]); printf("unknown arm7 read16 %08X %08X\n", addr, ARM7->R[15]);
@ -2515,20 +2458,16 @@ u32 ARM7Read32(u32 addr)
case 0x09000000: case 0x09000000:
case 0x09800000: case 0x09800000:
if (!(ExMemCnt[0] & (1<<7))) return 0x00000000; // deselected CPU is 00h-filled if (!(ExMemCnt[0] & (1<<7))) return 0x00000000; // deselected CPU is 00h-filled
if (GBACart::CartInserted) return GBACart::ROMRead(addr) |
{ (GBACart::ROMRead(addr+1) << 8);
return *(u32*)&GBACart::CartROM[addr & (GBACart::CartROMSize-1)];
}
return 0xFFFFFFFF; // TODO: proper open bus
case 0x0A000000: case 0x0A000000:
case 0x0A800000: case 0x0A800000:
if (!(ExMemCnt[0] & (1<<7))) return 0x00000000; // deselected CPU is 00h-filled if (!(ExMemCnt[0] & (1<<7))) return 0x00000000; // deselected CPU is 00h-filled
if (GBACart::CartInserted) return GBACart::SRAMRead(addr) |
{ (GBACart::SRAMRead(addr+1) << 8) |
return GBACart_SRAM::Read32(addr & (GBACart_SRAM::SRAMLength-1)); (GBACart::SRAMRead(addr+2) << 16) |
} (GBACart::SRAMRead(addr+3) << 24);
return 0xFFFFFFFF; // TODO: proper open bus
} }
printf("unknown arm7 read32 %08X | %08X\n", addr, ARM7->R[15]); printf("unknown arm7 read32 %08X | %08X\n", addr, ARM7->R[15]);
@ -2588,24 +2527,12 @@ void ARM7Write8(u32 addr, u8 val)
case 0x08800000: case 0x08800000:
case 0x09000000: case 0x09000000:
case 0x09800000: case 0x09800000:
if (!(ExMemCnt[0] & (1<<7))) return; // deselected CPU, skip the write return;
if (GBACart::CartInserted)
{
if ((addr & 0x00FFFFFF) >= 0xC4 && (addr & 0x00FFFFFF) <= 0xC9)
{
GBACart::WriteGPIO(addr & (GBACart::CartROMSize-1), val);
return;
}
}
break;
case 0x0A000000: case 0x0A000000:
case 0x0A800000: case 0x0A800000:
if (!(ExMemCnt[0] & (1<<7))) return; // deselected CPU, skip the write if (!(ExMemCnt[0] & (1<<7))) return; // deselected CPU, skip the write
if (GBACart::CartInserted) GBACart::SRAMWrite(addr, val);
{
GBACart_SRAM::Write8(addr & (GBACart_SRAM::SRAMLength-1), val);
}
return; return;
} }
@ -2675,29 +2602,18 @@ void ARM7Write16(u32 addr, u16 val)
case 0x09000000: case 0x09000000:
case 0x09800000: case 0x09800000:
if (!(ExMemCnt[0] & (1<<7))) return; // deselected CPU, skip the write if (!(ExMemCnt[0] & (1<<7))) return; // deselected CPU, skip the write
if (GBACart::CartInserted) GBACart::ROMWrite(addr, val);
{ return;
// Note: the lower bound is adjusted such that a write starting
// there will hit the first byte of the GPIO region.
if ((addr & 0x00FFFFFF) >= 0xC3 && (addr & 0x00FFFFFF) <= 0xC9)
{
GBACart::WriteGPIO(addr & (GBACart::CartROMSize-1), val);
return;
}
}
break;
case 0x0A000000: case 0x0A000000:
case 0x0A800000: case 0x0A800000:
if (!(ExMemCnt[0] & (1<<7))) return; // deselected CPU, skip the write if (!(ExMemCnt[0] & (1<<7))) return; // deselected CPU, skip the write
if (GBACart::CartInserted) GBACart::SRAMWrite(addr, val & 0xFF);
{ GBACart::SRAMWrite(addr+1, val >> 8);
GBACart_SRAM::Write16(addr & (GBACart_SRAM::SRAMLength-1), val);
}
return; return;
} }
//printf("unknown arm7 write16 %08X %04X @ %08X\n", addr, val, ARM7->R[15]); printf("unknown arm7 write16 %08X %04X @ %08X\n", addr, val, ARM7->R[15]);
} }
void ARM7Write32(u32 addr, u32 val) void ARM7Write32(u32 addr, u32 val)
@ -2763,30 +2679,21 @@ void ARM7Write32(u32 addr, u32 val)
case 0x09000000: case 0x09000000:
case 0x09800000: case 0x09800000:
if (!(ExMemCnt[0] & (1<<7))) return; // deselected CPU, skip the write if (!(ExMemCnt[0] & (1<<7))) return; // deselected CPU, skip the write
if (GBACart::CartInserted) GBACart::ROMWrite(addr, val & 0xFFFF);
{ GBACart::ROMWrite(addr+2, val >> 16);
// Note: the lower bound is adjusted such that a write starting return;
// there will hit the first byte of the GPIO region.
if ((addr & 0x00FFFFFF) >= 0xC1 && (addr & 0x00FFFFFF) <= 0xC9)
{
GBACart::WriteGPIO(addr & (GBACart::CartROMSize-1), val & 0xFF);
GBACart::WriteGPIO((addr + 2) & (GBACart::CartROMSize-1), (val >> 16) & 0xFF);
return;
}
}
break;
case 0x0A000000: case 0x0A000000:
case 0x0A800000: case 0x0A800000:
if (!(ExMemCnt[0] & (1<<7))) return; // deselected CPU, skip the write if (!(ExMemCnt[0] & (1<<7))) return; // deselected CPU, skip the write
if (GBACart::CartInserted) GBACart::SRAMWrite(addr, val & 0xFF);
{ GBACart::SRAMWrite(addr+1, (val >> 8) & 0xFF);
GBACart_SRAM::Write32(addr & (GBACart_SRAM::SRAMLength-1), val); GBACart::SRAMWrite(addr+2, (val >> 16) & 0xFF);
} GBACart::SRAMWrite(addr+3, val >> 24);
return; return;
} }
//printf("unknown arm7 write32 %08X %08X @ %08X\n", addr, val, ARM7->R[15]); printf("unknown arm7 write32 %08X %08X @ %08X\n", addr, val, ARM7->R[15]);
} }
bool ARM7GetMemRegion(u32 addr, bool write, MemRegion* region) bool ARM7GetMemRegion(u32 addr, bool write, MemRegion* region)