Commit Graph

18 Commits

Author SHA1 Message Date
5903b11bda subtract cycles after checking IRQ and Halt
also switch back to adding to ARM::Cycles instead of subtracting from them
2020-07-27 23:14:39 +02:00
887ad27ed8 implement carry setting ALU op with imm 2020-07-25 22:08:43 +02:00
116d831cfd Fix 16-bit DSi ARM9 read 2020-07-23 20:06:44 +00:00
f5130f82eb Arisotura isn't the only derp 2020-07-23 19:56:09 +00:00
e85d2e2cf3 Use the correct slow path for block read/write 2020-07-23 19:12:25 +00:00
961b4252e2 Make it buildable on aarch64 2020-07-23 19:07:33 +00:00
3827fa562f another try 2020-07-09 00:11:47 +02:00
3786660099 misc JIT changes 2020-07-08 23:08:25 +02:00
c5381d2911 reconcile DSi and JIT, fastmem for x64 and Windows 2020-06-30 23:50:41 +02:00
e335a8ca76 first steps in bringing over the JIT refactor/fastmem 2020-06-16 12:11:19 +02:00
0f53a34551 rewrite JIT memory emulation 2020-05-09 00:45:05 +02:00
5d0f244f3c include more information in DataRegion 2020-04-26 13:05:16 +02:00
59f710158f arm64 fix itcm invalidation and ldm^/stm^ 2020-04-26 13:05:15 +02:00
05962d9798 the time of good commit names is long gone 2020-04-26 13:05:14 +02:00
266fd20ea5 fixup for aarch64 JIT 2020-04-26 13:05:12 +02:00
42d67c8145 fix LDM usermode for aarch64 as well 2020-04-26 13:05:12 +02:00
899cf97c51 apply fixes for aarch64 linux by @nadiaholmquist 2020-04-26 13:05:10 +02:00
d6cc7de6c4 move ARM64 JIT backend here 2020-04-26 13:05:09 +02:00