mirror of
https://git.ryujinx.app/ryubing/ryujinx.git
synced 2025-07-29 09:10:01 -06:00
Add host CPU memory barriers for DMB/DSB and ordered load/store (#3015)
* Add host CPU memory barriers for DMB/DSB and ordered load/store * PPTC version bump * Revert to old barrier order
This commit is contained in:
@ -358,6 +358,12 @@ namespace ARMeilleure.CodeGen.X86
|
||||
WriteInstruction(dest, source, type, X86Instruction.Lea);
|
||||
}
|
||||
|
||||
public void LockOr(Operand dest, Operand source, OperandType type)
|
||||
{
|
||||
WriteByte(LockPrefix);
|
||||
WriteInstruction(dest, source, type, X86Instruction.Or);
|
||||
}
|
||||
|
||||
public void Mov(Operand dest, Operand source, OperandType type)
|
||||
{
|
||||
WriteInstruction(dest, source, type, X86Instruction.Mov);
|
||||
|
Reference in New Issue
Block a user