piwalker/dolphin
1
0
Fork 0
mirror of https://github.com/dolphin-emu/dolphin.git synced 2025-06-28 01:49:33 -06:00
Code Issues Packages Projects Releases Wiki Activity

Update ACDRAW/ACDSAMP reg names in DSPTables and DSPSpy tests

Browse Source
This commit is contained in:
xperia64
2022-06-19 16:57:35 -04:00
committed by Tillmann Karras
parent d517fe25f1
commit c460cafecf
7 changed files with 12 additions and 12 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
Source/Core/Core/DSP/DSPTables.cpp
View File

@ -402,7 +402,7 @@ const std::array<pdlabel_t, 96> pdlabels =
{0xffd0, "0xffd0",nullptr,},
{0xffd1, "SampleFormat", "SampleFormat",},
{0xffd2, "0xffd2",nullptr,},
{0xffd3, "UnkZelda", "Unk Zelda reads/writes from/to it",},
{0xffd3, "ACDRAW", "Accelerator raw read/write from ARAM",},
{0xffd4, "ACSAH", "Accelerator start address H",},
{0xffd5, "ACSAL", "Accelerator start address L",},
{0xffd6, "ACEAH", "Accelerator end address H",},
@ -412,7 +412,7 @@ const std::array<pdlabel_t, 96> pdlabels =
{0xffda, "pred_scale", "pred_scale",},
{0xffdb, "yn1", "yn1",},
{0xffdc, "yn2", "yn2",},
{0xffdd, "ARAM", "Direct Read from ARAM (uses ADPCM)",},
{0xffdd, "ACDSAMP", "Accelerator processed sample read from ARAM or ACIN",},
{0xffde, "GAIN", "Gain",},
{0xffdf, "ACIN", "Accelerator MMIO PCM input value",},

2
Source/DSPSpy/tests/accelerator_loop_test.ds
View File

@ -31,7 +31,7 @@ call load_hw_reg_to_regs
call send_back ; check the accelerator regs before a read
bloopi #40, end_of_loop
lr $IX3, @ARAM
lr $IX3, @ACDSAMP
call load_hw_reg_to_regs
call send_back ; after a read
end_of_loop:

4
Source/DSPSpy/tests/accelerator_raw_test.ds
View File

@ -29,7 +29,7 @@ loop_read_test:
call send_back ; check the accelerator regs before a read
bloopi #4, end_of_read_loop
lr $IX3, @0xffd3 ; Raw D3 reads
lr $IX3, @ACDRAW ; Raw reads
call load_hw_reg_to_regs
call send_back ; after a read
nop
@ -62,7 +62,7 @@ loop_write_test:
call send_back ; check the accelerator regs before a write
bloopi #4, end_of_write_loop
sr @0xffd3, $IX3 ; Raw D3 writes
sr @ACDRAW, $IX3 ; Raw writes
call load_hw_reg_to_regs
call send_back ; after a write
nop

4
Source/DSPSpy/tests/accelerator_test.ds
View File

@ -35,8 +35,8 @@ test_accelerator_addrs_ex:
lrs $AX0.L, @ACCAL
; Make the accelerator read memory
lrs $AX1.H, @ARAM
lrs $AX1.H, @ARAM
lrs $AX1.H, @ACDSAMP
lrs $AX1.H, @ACDSAMP
; AX1 -> new current position after read
lrs $AX1.H, @ACCAH
lrs $AX1.L, @ACCAL

2
Source/DSPSpy/tests/dsp_base_noirq.inc
View File

@ -144,7 +144,7 @@ irq5:
lri $ac0.m, #0xbbbb
sr @0xffda, $ac0.m ; pred scale
sr @0xffdb, $ac0.m ; yn1
lr $ix2, @ARAM
lr $ix2, @ACDSAMP
sr @0xffdc, $ac0.m ; yn2
rti
irq6:

2
Source/DSPSpy/tests/mul_test.ds
View File

@ -214,7 +214,7 @@ LRI $AC1.M, #0xFFFF
SRS @GAIN, $AC1.M
; Let's now load a sample through the accelerator.
LRS $AC1.M, @ARAM
LRS $AC1.M, @ACDSAMP
call send_back
jmp end_of_test

6
Source/DSPSpy/tests/rti_test.ds
View File

@ -27,15 +27,15 @@ test_main:
LRI $AX1.H, #0x0000
LRS $AX0.L, @ARAM ; Trigger interrupt
LRS $AX0.L, @ACDSAMP ; Trigger interrupt
CALL send_back
LRI $AX1.H, #0x0001
LRS $AX0.L, @ARAM ; Trigger interrupt
LRS $AX0.L, @ACDSAMP ; Trigger interrupt
CALL send_back
LRI $AX1.H, #0x0000
LRS $AX0.L, @ARAM ; Trigger interrupt
LRS $AX0.L, @ACDSAMP ; Trigger interrupt
CALL send_back
jmp end_of_test