Interpreter: Fix cycle counting inconsistency between debug mode and regular mode loops.

This commit is contained in:
Admiral H. Curtiss 2021-12-28 05:48:33 +01:00
parent 8d237eb102
commit ebe27e0140
No known key found for this signature in database
GPG Key ID: F051B4C4044F33FB

View File

@ -260,8 +260,8 @@ void Interpreter::Run()
while (PowerPC::ppcState.downcount > 0)
{
m_end_block = false;
int i;
for (i = 0; !m_end_block; i++)
int cycles = 0;
while (!m_end_block)
{
#ifdef SHOW_HISTORY
s_pc_vec.push_back(PC);
@ -301,9 +301,9 @@ void Interpreter::Run()
Host_UpdateDisasmDialog();
return;
}
SingleStepInner();
cycles += SingleStepInner();
}
PowerPC::ppcState.downcount -= i;
PowerPC::ppcState.downcount -= cycles;
}
}
else