piwalker/dolphin
1
0
Fork 0
mirror of https://github.com/dolphin-emu/dolphin.git synced 2024-11-15 13:57:57 -07:00
Code Issues Actions Packages Projects Releases Wiki Activity

PixelShaderGen: Cleanups.

Browse Source
This commit is contained in:
NeoBrainX 2013-03-31 23:53:46 +02:00
parent f6d65a636e
commit f57b902d33
2 changed files with 52 additions and 50 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

47
Source/Core/VideoCommon/Src/PixelShaderGen.cpp
View File

@ -531,27 +531,7 @@ void GeneratePixelShader(T& out, DSTALPHA_MODE dstAlphaMode, API_TYPE ApiType, u
unsigned int texcoord = bpmem.tevindref.getTexCoord(i);
unsigned int texmap = bpmem.tevindref.getTexMap(i);
/// TODO: Cleanup...
if (i == 0)
{
uid_data.tevindref.bc0 = texcoord;
uid_data.tevindref.bi0 = texmap;
}
else if (i == 1)
{
uid_data.tevindref.bc1 = texcoord;
uid_data.tevindref.bi1 = texmap;
}
else if (i == 2)
{
uid_data.tevindref.bc3 = texcoord;
uid_data.tevindref.bi2 = texmap;
}
else
{
uid_data.tevindref.bc4 = texcoord;
uid_data.tevindref.bi4 = texmap;
}
uid_data.tevindref.SetValues(i, texcoord, texmap);
if (texcoord < numTexgen)
{
out.SetConstantsUsed(C_INDTEXSCALE+i/2,C_INDTEXSCALE+i/2);
@ -585,11 +565,8 @@ void GeneratePixelShader(T& out, DSTALPHA_MODE dstAlphaMode, API_TYPE ApiType, u
{
// The results of the last texenv stage are put onto the screen,
// regardless of the used destination register
uid_data.combiners[numStages-1].colorC.dest = bpmem.combiners[numStages-1].colorC.dest; // TODO: These probably don't need to be set anymore here...
uid_data.combiners[numStages-1].alphaC.dest = bpmem.combiners[numStages-1].alphaC.dest;
if(bpmem.combiners[numStages - 1].colorC.dest != 0)
{
/// uid_data.combiners[numStages-1].colorC.dest = bpmem.combiners[numStages-1].colorC.dest;
bool retrieveFromAuxRegister = !RegisterStates[bpmem.combiners[numStages - 1].colorC.dest].ColorNeedOverflowControl && RegisterStates[bpmem.combiners[numStages - 1].colorC.dest].AuxStored;
out.Write("\tprev.rgb = %s%s;\n", retrieveFromAuxRegister ? "c" : "" , tevCOutputTable[bpmem.combiners[numStages - 1].colorC.dest]);
RegisterStates[0].ColorNeedOverflowControl = RegisterStates[bpmem.combiners[numStages - 1].colorC.dest].ColorNeedOverflowControl;
@ -741,9 +718,9 @@ static void WriteStage(T& out, pixel_shader_uid_data& uid_data, int n, API_TYPE
else uid_data.tevorders_n_texcoord2 |= texcoord << (3 * n - 24);
if (bHasIndStage)
{
uid_data.tevind_n_bs |= bpmem.tevind[n].bs << (2*n);
uid_data.tevind_n_bt |= bpmem.tevind[n].bt << (2*n);
uid_data.tevind_n_fmt |= bpmem.tevind[n].fmt << (2*n);
uid_data.tevind_n.bs |= bpmem.tevind[n].bs << (2*n);
uid_data.tevind_n.bt |= bpmem.tevind[n].bt << (2*n);
uid_data.tevind_n.fmt |= bpmem.tevind[n].fmt << (2*n);
out.Write("// indirect op\n");
// perform the indirect op on the incoming regular coordinates using indtex%d as the offset coords
@ -758,14 +735,12 @@ static void WriteStage(T& out, pixel_shader_uid_data& uid_data, int n, API_TYPE
out.Write("float3 indtevcrd%d = indtex%d * %s;\n", n, bpmem.tevind[n].bt, tevIndFmtScale[bpmem.tevind[n].fmt]);
// bias
if (n < 8) { uid_data.tevind_n_bias1 |= bpmem.tevind[n].bias << (3*n); } /// XXX: brackets?
else uid_data.tevind_n_bias2 |= bpmem.tevind[n].bias << (3*n - 24);
uid_data.tevind_n.Set_bias(n, bpmem.tevind[n].bias);
if (bpmem.tevind[n].bias != ITB_NONE )
out.Write("indtevcrd%d.%s += %s;\n", n, tevIndBiasField[bpmem.tevind[n].bias], tevIndBiasAdd[bpmem.tevind[n].fmt]);
// multiply by offset matrix and scale
if (n < 8) { uid_data.tevind_n_mid1 |= bpmem.tevind[n].mid << (4*n); } /// XXX: brackets?
else uid_data.tevind_n_mid2 |= bpmem.tevind[n].mid << (4*n - 32);
uid_data.tevind_n.Set_mid(n, bpmem.tevind[n].mid);
if (bpmem.tevind[n].mid != 0)
{
if (bpmem.tevind[n].mid <= 3)
@ -798,13 +773,9 @@ static void WriteStage(T& out, pixel_shader_uid_data& uid_data, int n, API_TYPE
// ---------
// Wrapping
// ---------
if (n < 8) { uid_data.tevind_n_sw1 |= bpmem.tevind[n].sw << (3 * n); }
else uid_data.tevind_n_sw2 |= bpmem.tevind[n].sw << (3 * n - 24);
if (n < 8) { uid_data.tevind_n_tw1 |= bpmem.tevind[n].tw << (3 * n); }
else uid_data.tevind_n_tw2 |= bpmem.tevind[n].tw << (3 * n - 24);
uid_data.tevind_n_fb_addprev |= bpmem.tevind[n].fb_addprev << n;
uid_data.tevind_n.Set_sw(n, bpmem.tevind[n].sw);
uid_data.tevind_n.Set_tw(n, bpmem.tevind[n].tw);
uid_data.tevind_n.fb_addprev |= bpmem.tevind[n].fb_addprev << n;
// wrap S
if (bpmem.tevind[n].sw == ITW_OFF)

55
Source/Core/VideoCommon/Src/PixelShaderGen.h
View File

@ -99,23 +99,54 @@ struct pixel_shader_uid_data
u32 bc3 : 3;
u32 bi4 : 3;
u32 bc4 : 3;
void SetValues(int index, u32 texcoord, u32 texmap)
{
if (index == 0) { bc0 = texcoord; bi0 = texmap; }
else if (index == 1) { bc1 = texcoord; bi1 = texmap; }
else if (index == 2) { bc3 = texcoord; bi2 = texmap; }
else if (index == 3) { bc4 = texcoord; bi4 = texmap; }
}
} tevindref;
u32 tevorders_n_texcoord1 : 24; // 8 x 3 bit
u32 tevorders_n_texcoord2 : 24; // 8 x 3 bit
u32 tevind_n_sw1 : 24; // 8 x 3 bit
u32 tevind_n_sw2 : 24; // 8 x 3 bit
u32 tevind_n_tw1 : 24; // 8 x 3 bit
u32 tevind_n_tw2 : 24; // 8 x 3 bit
u32 tevind_n_fb_addprev : 16; // 16 x 1 bit
struct
{
u32 sw1 : 24; // 8 x 3 bit
u32 sw2 : 24; // 8 x 3 bit
u32 tw1 : 24; // 8 x 3 bit
u32 tw2 : 24; // 8 x 3 bit
u32 fb_addprev : 16; // 16 x 1 bit
u32 bs : 32; // 16 x 2 bit
u32 fmt : 32; // 16 x 2 bit
u32 bt : 32; // 16 x 2 bit
u32 bias1 : 24; // 8 x 3 bit
u32 bias2 : 24; // 8 x 3 bit
u32 mid1 : 32; // 8 x 4 bit
u32 mid2 : 32; // 8 x 4 bit
u32 tevind_n_bs : 32; // 16 x 2 bit
u32 tevind_n_fmt : 32; // 16 x 2 bit
u32 tevind_n_bt : 32; // 16 x 2 bit
u32 tevind_n_bias1 : 24; // 8 x 3 bit
u32 tevind_n_bias2 : 24; // 8 x 3 bit
u32 tevind_n_mid1 : 32; // 8 x 4 bit
u32 tevind_n_mid2 : 32; // 8 x 4 bit
// NOTE: These assume that the affected bits are zero before calling
void Set_sw(int index, u32 val)
{
if (index < 8) sw1 |= val << (3*index);
else sw2 |= val << (3*index - 24);
}
void Set_tw(int index, u32 val)
{
if (index < 8) tw1 |= val << (3*index);
else tw2 |= val << (3*index - 24);
}
void Set_bias(int index, u32 val)
{
if (index < 8) bias1 |= val << (3*index);
else bias2 |= val << (3*index - 24);
}
void Set_mid(int index, u32 val)
{
if (index < 8) mid1 |= val << (4*index);
else mid2 |= val << (4*index - 32);
}
} tevind_n;
u32 tevksel_n_swap : 32; // 8 x 2 bit (swap1) + 8 x 2 bit (swap2)
struct