2017-01-17 17:33:06 -07:00
|
|
|
/*
|
2023-11-03 17:21:46 -06:00
|
|
|
Copyright 2016-2023 melonDS team
|
2017-01-17 17:33:06 -07:00
|
|
|
|
|
|
|
This file is part of melonDS.
|
|
|
|
|
|
|
|
melonDS is free software: you can redistribute it and/or modify it under
|
|
|
|
the terms of the GNU General Public License as published by the Free
|
|
|
|
Software Foundation, either version 3 of the License, or (at your option)
|
|
|
|
any later version.
|
|
|
|
|
|
|
|
melonDS is distributed in the hope that it will be useful, but WITHOUT ANY
|
|
|
|
WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS
|
|
|
|
FOR A PARTICULAR PURPOSE. See the GNU General Public License for more details.
|
|
|
|
|
|
|
|
You should have received a copy of the GNU General Public License along
|
|
|
|
with melonDS. If not, see http://www.gnu.org/licenses/.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef DMA_H
|
|
|
|
#define DMA_H
|
|
|
|
|
2023-10-24 15:27:55 -06:00
|
|
|
#include <array>
|
2017-01-17 17:33:06 -07:00
|
|
|
#include "types.h"
|
|
|
|
|
2023-11-25 10:32:09 -07:00
|
|
|
namespace melonDS
|
2023-11-09 13:54:51 -07:00
|
|
|
{
|
2023-11-28 15:16:41 -07:00
|
|
|
class NDS;
|
|
|
|
class Savestate;
|
2023-11-09 13:54:51 -07:00
|
|
|
|
2017-01-17 17:33:06 -07:00
|
|
|
class DMA
|
|
|
|
{
|
|
|
|
public:
|
2023-11-28 15:16:41 -07:00
|
|
|
DMA(u32 cpu, u32 num, NDS& nds);
|
2023-10-24 15:27:55 -06:00
|
|
|
~DMA() = default;
|
2017-01-17 17:33:06 -07:00
|
|
|
|
|
|
|
void Reset();
|
|
|
|
|
2018-10-17 16:27:55 -06:00
|
|
|
void DoSavestate(Savestate* file);
|
2018-09-14 19:29:36 -06:00
|
|
|
|
2017-01-17 17:33:06 -07:00
|
|
|
void WriteCnt(u32 val);
|
|
|
|
void Start();
|
|
|
|
|
2021-08-30 18:28:34 -06:00
|
|
|
u32 UnitTimings9_16(bool burststart);
|
|
|
|
u32 UnitTimings9_32(bool burststart);
|
|
|
|
u32 UnitTimings7_16(bool burststart);
|
|
|
|
u32 UnitTimings7_32(bool burststart);
|
|
|
|
|
2019-01-04 21:28:58 -07:00
|
|
|
void Run();
|
|
|
|
void Run9();
|
|
|
|
void Run7();
|
2017-02-16 21:33:37 -07:00
|
|
|
|
2023-10-24 15:27:55 -06:00
|
|
|
bool IsInMode(u32 mode) const noexcept
|
2017-06-26 03:02:10 -06:00
|
|
|
{
|
|
|
|
return ((mode == StartMode) && (Cnt & 0x80000000));
|
|
|
|
}
|
|
|
|
|
2023-10-24 15:27:55 -06:00
|
|
|
bool IsRunning() const noexcept { return Running!=0; }
|
2018-12-10 19:08:46 -07:00
|
|
|
|
2017-01-17 17:33:06 -07:00
|
|
|
void StartIfNeeded(u32 mode)
|
|
|
|
{
|
|
|
|
if ((mode == StartMode) && (Cnt & 0x80000000))
|
|
|
|
Start();
|
|
|
|
}
|
|
|
|
|
2017-03-20 15:18:35 -06:00
|
|
|
void StopIfNeeded(u32 mode)
|
|
|
|
{
|
|
|
|
if (mode == StartMode)
|
|
|
|
Cnt &= ~0x80000000;
|
|
|
|
}
|
|
|
|
|
2018-11-23 14:21:41 -07:00
|
|
|
void StallIfRunning()
|
|
|
|
{
|
|
|
|
if (Executing) Stall = true;
|
|
|
|
}
|
|
|
|
|
2023-10-24 15:27:55 -06:00
|
|
|
u32 SrcAddr {};
|
|
|
|
u32 DstAddr {};
|
|
|
|
u32 Cnt {};
|
2017-01-17 17:33:06 -07:00
|
|
|
|
|
|
|
private:
|
2023-11-28 15:16:41 -07:00
|
|
|
melonDS::NDS& NDS;
|
2023-10-24 15:27:55 -06:00
|
|
|
u32 CPU {};
|
|
|
|
u32 Num {};
|
2017-01-17 17:33:06 -07:00
|
|
|
|
2023-10-24 15:27:55 -06:00
|
|
|
u32 StartMode {};
|
|
|
|
u32 CurSrcAddr {};
|
|
|
|
u32 CurDstAddr {};
|
|
|
|
u32 RemCount {};
|
|
|
|
u32 IterCount {};
|
|
|
|
s32 SrcAddrInc {};
|
|
|
|
s32 DstAddrInc {};
|
|
|
|
u32 CountMask {};
|
2017-02-16 21:33:37 -07:00
|
|
|
|
2023-10-24 15:27:55 -06:00
|
|
|
u32 Running {};
|
|
|
|
bool InProgress {};
|
2017-04-23 07:38:39 -06:00
|
|
|
|
2023-10-24 15:27:55 -06:00
|
|
|
bool Executing {};
|
|
|
|
bool Stall {};
|
2018-11-23 14:21:41 -07:00
|
|
|
|
2023-10-24 15:27:55 -06:00
|
|
|
bool IsGXFIFODMA {};
|
2021-08-30 18:28:34 -06:00
|
|
|
|
2023-10-24 15:27:55 -06:00
|
|
|
u32 MRAMBurstCount {};
|
|
|
|
std::array<u8, 256> MRAMBurstTable;
|
2017-01-17 17:33:06 -07:00
|
|
|
};
|
|
|
|
|
2023-11-25 10:32:09 -07:00
|
|
|
}
|
2017-01-17 17:33:06 -07:00
|
|
|
#endif
|