piwalker/dolphin
1
0
Fork 0
mirror of https://github.com/dolphin-emu/dolphin.git synced 2024-11-15 05:47:56 -07:00
Code Issues Actions Packages Projects Releases Wiki Activity
35,533 Commits 5 Branches 11 Tags 1.3 GiB
93e968208e
Commit Graph

35533 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
JosJuice
93e968208e JitArm64: Lock fewer registers when assumeNoPairedQuantize 2021-09-08 21:32:11 +02:00
JosJuice
96760093e9 JitArm64: Move psq_st address check to EmitBackpatchRoutine 
This way the address check will take up less icache (since it's
only emitted once for each routine rather than once for each
psq_st instruction), and we also get address checking for psq_l.
Matches Jit64's approach.

The disadvantage: In the slowmem case, the routines have to
push *every* caller-saved register onto the stack, even though
most callers probably don't need it. But at long as the slowmem
case isn't hit frequently, this is fine.
 2021-09-08 21:26:10 +02:00
JosJuice
cd84339dfd JitArm64: Use EmitBackpatchRoutine more for psq_l/psq_st 
In the case of the JitAsm routines, we can't actually use
backpatching. Still, I would like to gather all the load and
store instructions in one place to make future changes easier.
 2021-09-08 21:26:10 +02:00
JosJuice
de21dc5fd9 JitArm64: Add bitset constants for caller saved registers 2021-09-08 21:26:05 +02:00
JosJuice
6c3141e0cc JitArm64: Change parameter order for quantized load routines 
EmitBackpatchRoutine (see the upcoming commits) expects
the address to be in W0 for loads and W1 for stores.
 2021-09-08 21:26:03 +02:00
JosJuice
36b3d51523 JitArm64: Restructure the BackPatchInfo flags enum 
This makes it possible to construct flag combinations like
"load 16 bits into an FPR".
 2021-09-08 21:23:00 +02:00
Mai M
059794b551
Merge pull request #10087 from JosJuice/jitarm64-psq-caller-saved 
JitArm64: Move psq_stXX GetCallerSavedUsed calls later
 2021-09-08 04:00:43 -04:00
Mai M
8809d8eb61
Merge pull request #10089 from AdmiralCurtiss/jit-cache-valid-block-clear 
PowerPC/JitCache: Clear valid_block bits for long invalidations.
 2021-09-08 04:00:23 -04:00
Mai M
5538e90ebf
Merge pull request #10090 from Pokechu22/d3d-isnan-replacement 
Use custom isnan implementation to avoid HLSL optimizer issues
 2021-09-08 03:59:45 -04:00
Pokechu22
52c82733f6 Use custom isnan implementation to avoid HLSL optimizer issues 
This adjusts the NaN replacement logic introduced in #9928 to work around the HLSL compiler optimizing away calls to isnan, which caused that functionality to not work with ubershaders on D3D11 and D3D12 (it did work with specialized shaders, despite a warning being logged for both; that warning is also now gone).  Note that the `D3DCOMPILE_IEEE_STRICTNESS` flag did not solve this issue, despite the warning suggesting that it might.

Suggested by @kayru and @jamiehayes.
 2021-09-07 19:04:40 -07:00
Admiral H. Curtiss
34992f52c7 PowerPC/JitCache: Clear valid_block bits for long invalidations. 2021-09-07 23:14:20 +02:00
JosJuice
23f6fdebcb Revert "JitArm64: Indexed paired loadstores workaround, attempt 2" 
This reverts commit 3071a1d13b.
 2021-09-05 11:45:40 +02:00
JosJuice
743de44f03 JitArm64: Move psq_stXX GetCallerSavedUsed calls later 
This is a proper fix for the issue that 3071a1d was a workaround for.
It wasn't some kind of bug in the register cache that had laid dormant,
it was a simple mistake made in b24b79e.
 2021-09-05 11:42:07 +02:00
Mai M
282fda1530
Merge pull request #10086 from JosJuice/jitarm64-w0 
JitArm64: Fix W0 being present twice in register cache
 2021-09-04 21:14:40 -04:00
JosJuice
ea1210773c JitArm64: Fix W0 being present twice in register cache 
Fixes a regression from ecf86bb.

The GPR allocation_order is initialized with only 28 elements,
so the 29th element ends up getting zero initialized.
Very sneaky bug...
 2021-09-04 12:48:45 +02:00
JosJuice
4b8b53ac73
Merge pull request #10083 from JoeyBallentine/bfbb-dualcore-fix 
Disable Dual Core by default for multiple Heavy Iron games
 2021-09-03 16:52:06 +02:00
Joey Ballentine
6d25717d75 Disable dual core by default for multiple Heavy Iron games 2021-09-02 15:49:22 -04:00
JosJuice
156ccdb805
Merge pull request #10082 from lioncash/texenum 
BPMemory: Make ZTexOp enum an enum class
 2021-09-02 08:14:05 +02:00
Lioncash
f36fd5fa39 BPMemory: Make ZTexOp enum an enum class 
Avoids placing generic names in the surrounding namespace.
 2021-09-01 18:23:22 -04:00
JosJuice
907091ac35
Merge pull request #10078 from Pokechu22/msbuild-DivUtils 
msbuild: Move DivUtils to DolphinLib.props
 2021-09-01 15:49:29 +02:00
Pokechu22
e9c6c13886 msbuild: Move DivUtils to DolphinLib.props 
It was accidentally put into the main DolphinLib.vcxproj in #9566.
 2021-08-31 22:48:07 -07:00
Léo Lam
32c7524f4d
Merge pull request #10021 from Dentomologist/make_windows_tabbar_scroll_buttons_opaque 
DolphinQt: Make Windows tab bar scroll buttons opaque
 2021-08-31 19:18:03 +02:00
Léo Lam
c3dadd140b
Merge pull request #10074 from lioncash/pte 
MMU: Tidy up PTE-related code
 2021-08-31 19:17:08 +02:00
Léo Lam
ef358a122a
Merge pull request #10075 from lioncash/memcheck 
MMU: Don't truncate 64-bit values when calling Memcheck()
 2021-08-31 19:06:33 +02:00
Lioncash
ed0aa5928f Gekko: Remove unused UReg_PTE 
PTEs are only ever operated on in terms of their halves in our code
currently, so this can be removed.
 2021-08-31 12:18:31 -04:00
Lioncash
029aff0741 MMU: Remove now-unused defines 
Now that we're using register unions where applicable, we can remove
these defines, since they're now unused.
 2021-08-31 12:18:28 -04:00
Lioncash
7a6b63b309 MMU: Don't truncate 64-bit values when calling Memcheck() 
Previously in Read_U64 and Write_U64 the value that was read or written
would be truncated to a 32-bit value before being passed off to the
memcheck handler, which can result in incorrect values being logged out.
 2021-08-31 11:39:13 -04:00
Dentomologist
1fa1e7135c DolphinQt: Make Windows tab bar scroll buttons opaque 2021-08-31 08:33:00 -07:00
Lioncash
a8ebca4fc6 MMU: Invert conditionals in Memcheck() 
Lets us unindent code a little bit.
 2021-08-31 11:30:57 -04:00
Lioncash
ee40b640d3 MMU: Make use of UPTE_Lo and UReg_SR in TranslatePageAddress() 
Allows us to get rid of a bit of masking in exchange for stating the
bits being accessed or written to directly.
 2021-08-31 10:52:52 -04:00
Lioncash
e687569e02 Gekko: Add union for segment registers 
Will be used in the following commit.
 2021-08-31 10:45:12 -04:00
JosJuice
755c599c83 Translation resources sync with Transifex 2021-08-31 16:42:26 +02:00
Lioncash
75840f62ff MMU: Make use of UReg_SDR1 in SDRUpdated() 
Lets us simplify SDRUpdated() a little bit.

This also fixes the layout of UReg_SDR1. Turns out this struct has been
incorrect (from a little-endian perspective) the entire time and went
unnoticed, since the union was never used.
 2021-08-31 10:20:56 -04:00
Lioncash
1c776d8c1a MMU: Move invalidation logic into the TLBEntry struct 
Puts the invalidation logic in one place and lets us tidy up
InvalidateTLBEntry a little.
 2021-08-31 10:04:44 -04:00
Lioncash
3216040bfe MMU: Remove implicit sign conversions and truncation in UpdateTLBEntry 
These are trivial to resolve.

Converting the structure member into a u32 results in no increase in
structure size, as it's making use of the three extra padding bits in
the structure.
 2021-08-31 10:00:18 -04:00
Lioncash
c008b1c335 MMU: Move UPTE1/UPTE2 unions into Gekko.h 
Keeps the register definitions in one spot and lets us remove a comment
about them.
 2021-08-31 09:45:28 -04:00
Lioncash
65e131ef5f MMU: Convert PTE unions over to Common::BitField 2021-08-31 09:36:13 -04:00
Léo Lam
c5becb4a7e
Merge pull request #10040 from JosJuice/simplify-mcrfs 
Interpreter: Simplify mcrfs implementation
 2021-08-31 15:31:54 +02:00
Léo Lam
d1048f390e
Merge pull request #10073 from JosJuice/revert-10025 
Revert "DolphinQt: Minor consistency fixes for the Settings window"
 2021-08-31 12:18:25 +02:00
JosJuice
e376a985e4 Revert "DolphinQt: Minor consistency fixes for the Settings window" 
This reverts commit 9d45bac175.
 2021-08-31 09:15:03 +02:00
Tilka
e69f7e7c77
Merge pull request #10072 from Tilka/dsp_cycles 
DSPInterpreter: fix off-by-one errors in cycle counting
 2021-08-31 03:54:06 +01:00
Tillmann Karras
72ca41b9bf DSPInterpreter: fix off-by-one errors in cycle counting 2021-08-31 01:51:42 +01:00
Léo Lam
c2c30b4d50
Merge pull request #10026 from PatrickFerry/ini-fixes-3 
Various GameINI Updates
 2021-08-31 02:12:01 +02:00
Léo Lam
8ecb0447b6
Merge pull request #10025 from mbc07/gui-fixes-settings 
DolphinQt: Minor consistency fixes for the Settings window
 2021-08-31 01:43:02 +02:00
Léo Lam
48339afb98
Merge pull request #10041 from lioncash/conv 
Interpreter: Make signedness and narrowing conversions explicit
 2021-08-31 01:07:27 +02:00
Léo Lam
95fcedeef3
Merge pull request #10053 from lioncash/kdreq 
IOS/Network/KD: Minor tidy-up changes
 2021-08-31 00:45:17 +02:00
Léo Lam
1fa74ab824
Merge pull request #10058 from AdmiralCurtiss/dsp-cleanup 
DSPHLE: Minor cleanup & savestate fix for AX coefficients.
 2021-08-31 00:16:54 +02:00
Admiral H. Curtiss
f592565532 DSPHLE/AX: Reload resampling coefficients on savestate load if necessary. 2021-08-30 23:36:09 +02:00
Léo Lam
271612f328
Merge pull request #10064 from lioncash/regs 
Gekko: Migrate register structs over to Common::BitField
 2021-08-30 23:19:17 +02:00
Léo Lam
d7109b149b
Merge pull request #10066 from leoetlino/abort-on-panic-alert-option 
Add an option to abort when a panic alert occurs
 2021-08-30 22:43:21 +02:00