2017-01-22 12:34:59 -07:00
|
|
|
|
/*
|
|
|
|
|
Copyright 2016-2017 StapleButter
|
|
|
|
|
|
|
|
|
|
This file is part of melonDS.
|
|
|
|
|
|
|
|
|
|
melonDS is free software: you can redistribute it and/or modify it under
|
|
|
|
|
the terms of the GNU General Public License as published by the Free
|
|
|
|
|
Software Foundation, either version 3 of the License, or (at your option)
|
|
|
|
|
any later version.
|
|
|
|
|
|
|
|
|
|
melonDS is distributed in the hope that it will be useful, but WITHOUT ANY
|
|
|
|
|
WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS
|
|
|
|
|
FOR A PARTICULAR PURPOSE. See the GNU General Public License for more details.
|
|
|
|
|
|
|
|
|
|
You should have received a copy of the GNU General Public License along
|
|
|
|
|
with melonDS. If not, see http://www.gnu.org/licenses/.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#include <stdio.h>
|
|
|
|
|
#include <string.h>
|
|
|
|
|
#include "NDS.h"
|
|
|
|
|
#include "NDSCart.h"
|
|
|
|
|
|
2017-01-31 09:34:17 -07:00
|
|
|
|
|
|
|
|
|
namespace NDSCart_SRAM
|
|
|
|
|
{
|
|
|
|
|
|
|
|
|
|
u8* SRAM;
|
|
|
|
|
u32 SRAMLength;
|
|
|
|
|
|
2017-02-03 08:57:31 -07:00
|
|
|
|
char SRAMPath[256];
|
|
|
|
|
|
|
|
|
|
void (*WriteFunc)(u8 val, bool islast);
|
|
|
|
|
|
|
|
|
|
u32 Discover_MemoryType;
|
|
|
|
|
u32 Discover_Likeliness;
|
|
|
|
|
u8* Discover_Buffer;
|
|
|
|
|
u32 Discover_DataPos;
|
2017-01-31 09:34:17 -07:00
|
|
|
|
|
|
|
|
|
u32 Hold;
|
|
|
|
|
u8 CurCmd;
|
|
|
|
|
u32 DataPos;
|
|
|
|
|
u8 Data;
|
|
|
|
|
|
|
|
|
|
u8 StatusReg;
|
|
|
|
|
u32 Addr;
|
|
|
|
|
|
|
|
|
|
|
2017-02-03 08:57:31 -07:00
|
|
|
|
void Write_Null(u8 val, bool islast);
|
|
|
|
|
void Write_EEPROMTiny(u8 val, bool islast);
|
|
|
|
|
void Write_EEPROM(u8 val, bool islast);
|
|
|
|
|
void Write_Flash(u8 val, bool islast);
|
|
|
|
|
void Write_Discover(u8 val, bool islast);
|
|
|
|
|
|
|
|
|
|
|
2017-02-07 14:23:46 -07:00
|
|
|
|
bool Init()
|
2017-01-31 09:34:17 -07:00
|
|
|
|
{
|
|
|
|
|
SRAM = NULL;
|
2017-02-05 09:45:17 -07:00
|
|
|
|
Discover_Buffer = NULL;
|
2017-02-07 14:23:46 -07:00
|
|
|
|
return true;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
void DeInit()
|
|
|
|
|
{
|
|
|
|
|
if (SRAM) delete[] SRAM;
|
|
|
|
|
if (Discover_Buffer) delete[] Discover_Buffer;
|
2017-01-31 09:34:17 -07:00
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
void Reset()
|
2017-02-03 08:57:31 -07:00
|
|
|
|
{
|
2017-03-29 10:59:20 -06:00
|
|
|
|
if (SRAM) delete[] SRAM;
|
|
|
|
|
if (Discover_Buffer) delete[] Discover_Buffer;
|
|
|
|
|
SRAM = NULL;
|
|
|
|
|
Discover_Buffer = NULL;
|
2017-02-03 08:57:31 -07:00
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
void LoadSave(char* path)
|
2017-01-31 09:34:17 -07:00
|
|
|
|
{
|
|
|
|
|
if (SRAM) delete[] SRAM;
|
2017-02-05 09:45:17 -07:00
|
|
|
|
if (Discover_Buffer) delete[] Discover_Buffer;
|
2017-01-31 09:34:17 -07:00
|
|
|
|
|
2017-02-07 14:23:46 -07:00
|
|
|
|
Discover_Buffer = NULL;
|
|
|
|
|
|
2017-02-03 08:57:31 -07:00
|
|
|
|
strncpy(SRAMPath, path, 255);
|
|
|
|
|
SRAMPath[255] = '\0';
|
|
|
|
|
|
|
|
|
|
FILE* f = fopen(path, "rb");
|
2017-01-31 09:34:17 -07:00
|
|
|
|
if (f)
|
|
|
|
|
{
|
|
|
|
|
fseek(f, 0, SEEK_END);
|
|
|
|
|
SRAMLength = (u32)ftell(f);
|
|
|
|
|
SRAM = new u8[SRAMLength];
|
|
|
|
|
|
|
|
|
|
fseek(f, 0, SEEK_SET);
|
|
|
|
|
fread(SRAM, SRAMLength, 1, f);
|
|
|
|
|
|
|
|
|
|
fclose(f);
|
|
|
|
|
|
|
|
|
|
switch (SRAMLength)
|
|
|
|
|
{
|
2017-02-03 08:57:31 -07:00
|
|
|
|
case 512: WriteFunc = Write_EEPROMTiny; break;
|
|
|
|
|
case 8192:
|
|
|
|
|
case 65536: WriteFunc = Write_EEPROM; break;
|
|
|
|
|
case 256*1024:
|
|
|
|
|
case 512*1024:
|
|
|
|
|
case 1024*1024:
|
|
|
|
|
case 8192*1024: WriteFunc = Write_Flash; break;
|
2017-01-31 09:34:17 -07:00
|
|
|
|
default:
|
|
|
|
|
printf("!! BAD SAVE LENGTH %d\n", SRAMLength);
|
2017-02-03 08:57:31 -07:00
|
|
|
|
WriteFunc = Write_Null;
|
2017-01-31 09:34:17 -07:00
|
|
|
|
break;
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
{
|
|
|
|
|
SRAMLength = 0;
|
2017-02-03 08:57:31 -07:00
|
|
|
|
WriteFunc = Write_Discover;
|
|
|
|
|
Discover_MemoryType = 2;
|
|
|
|
|
Discover_Likeliness = 0;
|
|
|
|
|
|
|
|
|
|
Discover_DataPos = 0;
|
|
|
|
|
Discover_Buffer = new u8[256*1024];
|
|
|
|
|
memset(Discover_Buffer, 0, 256*1024);
|
2017-01-31 09:34:17 -07:00
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
Hold = 0;
|
|
|
|
|
CurCmd = 0;
|
|
|
|
|
Data = 0;
|
|
|
|
|
StatusReg = 0x00;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
u8 Read()
|
|
|
|
|
{
|
|
|
|
|
return Data;
|
|
|
|
|
}
|
|
|
|
|
|
2017-02-03 08:57:31 -07:00
|
|
|
|
void SetMemoryType()
|
|
|
|
|
{
|
|
|
|
|
switch (Discover_MemoryType)
|
|
|
|
|
{
|
|
|
|
|
case 1:
|
|
|
|
|
printf("Save memory type: EEPROM 4k\n");
|
|
|
|
|
WriteFunc = Write_EEPROMTiny;
|
|
|
|
|
SRAMLength = 512;
|
|
|
|
|
break;
|
|
|
|
|
|
|
|
|
|
case 2:
|
|
|
|
|
printf("Save memory type: EEPROM 64k\n");
|
|
|
|
|
WriteFunc = Write_EEPROM;
|
|
|
|
|
SRAMLength = 8192;
|
|
|
|
|
break;
|
|
|
|
|
|
|
|
|
|
case 3:
|
|
|
|
|
printf("Save memory type: EEPROM 512k\n");
|
|
|
|
|
WriteFunc = Write_EEPROM;
|
|
|
|
|
SRAMLength = 65536;
|
|
|
|
|
break;
|
|
|
|
|
|
|
|
|
|
case 4:
|
|
|
|
|
printf("Save memory type: Flash. Hope the size is 256K.\n");
|
|
|
|
|
WriteFunc = Write_Flash;
|
|
|
|
|
SRAMLength = 256*1024;
|
|
|
|
|
break;
|
|
|
|
|
|
|
|
|
|
case 5:
|
|
|
|
|
printf("Save memory type: ...something else\n");
|
|
|
|
|
WriteFunc = Write_Null;
|
|
|
|
|
SRAMLength = 0;
|
|
|
|
|
break;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
if (!SRAMLength)
|
|
|
|
|
return;
|
|
|
|
|
|
|
|
|
|
SRAM = new u8[SRAMLength];
|
|
|
|
|
|
|
|
|
|
// replay writes that occured during discovery
|
|
|
|
|
u8 prev_cmd = CurCmd;
|
|
|
|
|
u32 pos = 0;
|
|
|
|
|
while (pos < 256*1024)
|
|
|
|
|
{
|
|
|
|
|
u32 len = *(u32*)&Discover_Buffer[pos];
|
|
|
|
|
pos += 4;
|
|
|
|
|
if (len == 0) break;
|
|
|
|
|
|
|
|
|
|
CurCmd = Discover_Buffer[pos++];
|
|
|
|
|
DataPos = 0;
|
|
|
|
|
Addr = 0;
|
|
|
|
|
Data = 0;
|
|
|
|
|
for (u32 i = 1; i < len; i++)
|
|
|
|
|
{
|
|
|
|
|
WriteFunc(Discover_Buffer[pos++], (i==(len-1)));
|
|
|
|
|
DataPos++;
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
CurCmd = prev_cmd;
|
2017-02-05 09:45:17 -07:00
|
|
|
|
|
|
|
|
|
delete[] Discover_Buffer;
|
2017-03-24 13:53:01 -06:00
|
|
|
|
Discover_Buffer = NULL;
|
2017-02-03 08:57:31 -07:00
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
void Write_Discover(u8 val, bool islast)
|
|
|
|
|
{
|
|
|
|
|
// attempt at autodetecting the type of save memory.
|
|
|
|
|
// we basically hope the game will be nice and clear whole pages of memory.
|
|
|
|
|
|
|
|
|
|
if (CurCmd == 0x03 || CurCmd == 0x0B)
|
|
|
|
|
{
|
|
|
|
|
if (Discover_Likeliness)
|
|
|
|
|
{
|
|
|
|
|
// apply. and pray.
|
|
|
|
|
SetMemoryType();
|
|
|
|
|
|
|
|
|
|
DataPos = 0;
|
|
|
|
|
Addr = 0;
|
|
|
|
|
Data = 0;
|
|
|
|
|
return WriteFunc(val, islast);
|
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
{
|
|
|
|
|
Data = 0;
|
|
|
|
|
return;
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
if (CurCmd == 0x02 || CurCmd == 0x0A)
|
|
|
|
|
{
|
|
|
|
|
if (DataPos == 0)
|
|
|
|
|
Discover_Buffer[Discover_DataPos + 4] = CurCmd;
|
|
|
|
|
|
|
|
|
|
Discover_Buffer[Discover_DataPos + 5 + DataPos] = val;
|
|
|
|
|
|
|
|
|
|
if (islast)
|
|
|
|
|
{
|
|
|
|
|
u32 len = DataPos+1;
|
|
|
|
|
|
|
|
|
|
*(u32*)&Discover_Buffer[Discover_DataPos] = len+1;
|
|
|
|
|
Discover_DataPos += 5+len;
|
|
|
|
|
|
|
|
|
|
if (Discover_Likeliness <= len)
|
|
|
|
|
{
|
|
|
|
|
Discover_Likeliness = len;
|
|
|
|
|
|
|
|
|
|
if (len > 3+256) // bigger Flash, FRAM, whatever
|
|
|
|
|
{
|
|
|
|
|
Discover_MemoryType = 5;
|
|
|
|
|
}
|
2017-04-24 19:24:22 -06:00
|
|
|
|
else if ((len > 2+128) || (len > 1+16 && CurCmd == 0xA)) // Flash
|
2017-02-03 08:57:31 -07:00
|
|
|
|
{
|
|
|
|
|
Discover_MemoryType = 4;
|
|
|
|
|
}
|
|
|
|
|
else if (len > 2+32) // EEPROM 512k
|
|
|
|
|
{
|
|
|
|
|
Discover_MemoryType = 3;
|
|
|
|
|
}
|
|
|
|
|
else if (len > 1+16 || (len != 1+16 && CurCmd != 0x0A)) // EEPROM 64k
|
|
|
|
|
{
|
|
|
|
|
Discover_MemoryType = 2;
|
|
|
|
|
}
|
|
|
|
|
else // EEPROM 4k
|
|
|
|
|
{
|
|
|
|
|
Discover_MemoryType = 1;
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
printf("discover: type=%d likeliness=%d\n", Discover_MemoryType, Discover_Likeliness);
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
void Write_Null(u8 val, bool islast) {}
|
|
|
|
|
|
|
|
|
|
void Write_EEPROMTiny(u8 val, bool islast)
|
|
|
|
|
{
|
2017-03-23 16:47:55 -06:00
|
|
|
|
switch (CurCmd)
|
|
|
|
|
{
|
|
|
|
|
case 0x02:
|
|
|
|
|
case 0x0A:
|
|
|
|
|
if (DataPos < 1)
|
|
|
|
|
{
|
|
|
|
|
Addr = val;
|
|
|
|
|
Data = 0;
|
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
{
|
2017-04-10 17:21:35 -06:00
|
|
|
|
SRAM[(Addr + ((CurCmd==0x0A)?0x100:0)) & 0x1FF] = val;
|
2017-03-23 16:47:55 -06:00
|
|
|
|
Addr++;
|
|
|
|
|
}
|
|
|
|
|
break;
|
|
|
|
|
|
|
|
|
|
case 0x03:
|
|
|
|
|
case 0x0B:
|
|
|
|
|
if (DataPos < 1)
|
|
|
|
|
{
|
|
|
|
|
Addr = val;
|
|
|
|
|
Data = 0;
|
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
{
|
2017-04-10 17:21:35 -06:00
|
|
|
|
Data = SRAM[(Addr + ((CurCmd==0x0B)?0x100:0)) & 0x1FF];
|
2017-03-23 16:47:55 -06:00
|
|
|
|
Addr++;
|
|
|
|
|
}
|
|
|
|
|
break;
|
|
|
|
|
|
|
|
|
|
case 0x9F:
|
|
|
|
|
Data = 0xFF;
|
|
|
|
|
break;
|
|
|
|
|
|
|
|
|
|
default:
|
|
|
|
|
if (DataPos==0)
|
|
|
|
|
printf("unknown tiny EEPROM save command %02X\n", CurCmd);
|
|
|
|
|
break;
|
|
|
|
|
}
|
2017-02-03 08:57:31 -07:00
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
void Write_EEPROM(u8 val, bool islast)
|
|
|
|
|
{
|
|
|
|
|
switch (CurCmd)
|
|
|
|
|
{
|
|
|
|
|
case 0x02:
|
|
|
|
|
if (DataPos < 2)
|
|
|
|
|
{
|
|
|
|
|
Addr <<= 8;
|
|
|
|
|
Addr |= val;
|
|
|
|
|
Data = 0;
|
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
{
|
2017-02-05 09:45:17 -07:00
|
|
|
|
SRAM[Addr & (SRAMLength-1)] = val;
|
2017-02-03 08:57:31 -07:00
|
|
|
|
Addr++;
|
|
|
|
|
}
|
|
|
|
|
break;
|
|
|
|
|
|
|
|
|
|
case 0x03:
|
|
|
|
|
if (DataPos < 2)
|
|
|
|
|
{
|
|
|
|
|
Addr <<= 8;
|
|
|
|
|
Addr |= val;
|
|
|
|
|
Data = 0;
|
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
{
|
2017-02-05 09:45:17 -07:00
|
|
|
|
Data = SRAM[Addr & (SRAMLength-1)];
|
2017-02-03 08:57:31 -07:00
|
|
|
|
Addr++;
|
|
|
|
|
}
|
|
|
|
|
break;
|
|
|
|
|
|
|
|
|
|
case 0x9F:
|
|
|
|
|
Data = 0xFF;
|
|
|
|
|
break;
|
|
|
|
|
|
|
|
|
|
default:
|
|
|
|
|
if (DataPos==0)
|
|
|
|
|
printf("unknown EEPROM save command %02X\n", CurCmd);
|
|
|
|
|
break;
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
void Write_Flash(u8 val, bool islast)
|
|
|
|
|
{
|
|
|
|
|
switch (CurCmd)
|
|
|
|
|
{
|
2017-03-29 14:12:53 -06:00
|
|
|
|
case 0x02:
|
|
|
|
|
if (DataPos < 3)
|
|
|
|
|
{
|
|
|
|
|
Addr <<= 8;
|
|
|
|
|
Addr |= val;
|
|
|
|
|
Data = 0;
|
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
{
|
|
|
|
|
SRAM[Addr & (SRAMLength-1)] = 0;
|
|
|
|
|
Addr++;
|
|
|
|
|
}
|
|
|
|
|
break;
|
|
|
|
|
|
2017-02-03 08:57:31 -07:00
|
|
|
|
case 0x03:
|
|
|
|
|
if (DataPos < 3)
|
|
|
|
|
{
|
|
|
|
|
Addr <<= 8;
|
|
|
|
|
Addr |= val;
|
|
|
|
|
Data = 0;
|
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
{
|
2017-03-23 16:55:22 -06:00
|
|
|
|
Data = SRAM[Addr & (SRAMLength-1)];
|
2017-02-03 08:57:31 -07:00
|
|
|
|
Addr++;
|
|
|
|
|
}
|
|
|
|
|
break;
|
|
|
|
|
|
|
|
|
|
case 0x0A:
|
|
|
|
|
if (DataPos < 3)
|
|
|
|
|
{
|
|
|
|
|
Addr <<= 8;
|
|
|
|
|
Addr |= val;
|
|
|
|
|
Data = 0;
|
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
{
|
2017-03-23 16:55:22 -06:00
|
|
|
|
SRAM[Addr & (SRAMLength-1)] = val;
|
2017-02-03 08:57:31 -07:00
|
|
|
|
Addr++;
|
|
|
|
|
}
|
|
|
|
|
break;
|
|
|
|
|
|
|
|
|
|
case 0x9F:
|
|
|
|
|
Data = 0xFF;
|
|
|
|
|
break;
|
|
|
|
|
|
2017-03-29 14:12:53 -06:00
|
|
|
|
case 0xD8:
|
|
|
|
|
if (DataPos < 3)
|
|
|
|
|
{
|
|
|
|
|
Addr <<= 8;
|
|
|
|
|
Addr |= val;
|
|
|
|
|
Data = 0;
|
|
|
|
|
}
|
|
|
|
|
if (DataPos == 2)
|
|
|
|
|
{
|
|
|
|
|
for (u32 i = 0; i < 0x10000; i++)
|
|
|
|
|
{
|
|
|
|
|
SRAM[Addr & (SRAMLength-1)] = 0;
|
|
|
|
|
Addr++;
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
break;
|
|
|
|
|
|
|
|
|
|
case 0xDB:
|
|
|
|
|
if (DataPos < 3)
|
|
|
|
|
{
|
|
|
|
|
Addr <<= 8;
|
|
|
|
|
Addr |= val;
|
|
|
|
|
Data = 0;
|
|
|
|
|
}
|
|
|
|
|
if (DataPos == 2)
|
|
|
|
|
{
|
|
|
|
|
for (u32 i = 0; i < 0x100; i++)
|
|
|
|
|
{
|
|
|
|
|
SRAM[Addr & (SRAMLength-1)] = 0;
|
|
|
|
|
Addr++;
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
break;
|
|
|
|
|
|
2017-02-03 08:57:31 -07:00
|
|
|
|
default:
|
|
|
|
|
if (DataPos==0)
|
|
|
|
|
printf("unknown Flash save command %02X\n", CurCmd);
|
|
|
|
|
break;
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
2017-01-31 09:34:17 -07:00
|
|
|
|
void Write(u8 val, u32 hold)
|
|
|
|
|
{
|
2017-02-03 08:57:31 -07:00
|
|
|
|
bool islast = false;
|
|
|
|
|
|
2017-01-31 09:34:17 -07:00
|
|
|
|
if (!hold)
|
|
|
|
|
{
|
2017-02-03 08:57:31 -07:00
|
|
|
|
if (Hold) islast = true;
|
2017-01-31 09:34:17 -07:00
|
|
|
|
Hold = 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
if (hold && (!Hold))
|
|
|
|
|
{
|
|
|
|
|
CurCmd = val;
|
|
|
|
|
Hold = 1;
|
|
|
|
|
Data = 0;
|
2017-02-03 08:57:31 -07:00
|
|
|
|
DataPos = 0;
|
2017-01-31 09:34:17 -07:00
|
|
|
|
Addr = 0;
|
|
|
|
|
//printf("save SPI command %02X\n", CurCmd);
|
|
|
|
|
return;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
switch (CurCmd)
|
|
|
|
|
{
|
2017-04-10 12:56:22 -06:00
|
|
|
|
case 0x00:
|
|
|
|
|
// Pok<6F>mon carts have an IR transceiver thing, and send this
|
|
|
|
|
// to bypass it and access SRAM.
|
|
|
|
|
// TODO: design better
|
|
|
|
|
CurCmd = val;
|
|
|
|
|
break;
|
|
|
|
|
|
2017-02-03 08:57:31 -07:00
|
|
|
|
case 0x02:
|
|
|
|
|
case 0x03:
|
|
|
|
|
case 0x0A:
|
|
|
|
|
case 0x0B:
|
|
|
|
|
case 0x9F:
|
2017-04-25 08:24:31 -06:00
|
|
|
|
case 0xD8:
|
|
|
|
|
case 0xDB:
|
2017-02-03 08:57:31 -07:00
|
|
|
|
WriteFunc(val, islast);
|
|
|
|
|
DataPos++;
|
2017-01-31 09:34:17 -07:00
|
|
|
|
break;
|
|
|
|
|
|
|
|
|
|
case 0x04: // write disable
|
|
|
|
|
StatusReg &= ~(1<<1);
|
|
|
|
|
Data = 0;
|
|
|
|
|
break;
|
|
|
|
|
|
|
|
|
|
case 0x05: // read status reg
|
|
|
|
|
Data = StatusReg;
|
|
|
|
|
break;
|
|
|
|
|
|
|
|
|
|
case 0x06: // write enable
|
|
|
|
|
StatusReg |= (1<<1);
|
|
|
|
|
Data = 0;
|
|
|
|
|
break;
|
|
|
|
|
|
|
|
|
|
default:
|
2017-04-10 12:56:22 -06:00
|
|
|
|
if (DataPos==0)
|
|
|
|
|
printf("unknown save SPI command %02X %08X\n", CurCmd);
|
2017-01-31 09:34:17 -07:00
|
|
|
|
break;
|
|
|
|
|
}
|
2017-02-03 08:57:31 -07:00
|
|
|
|
|
2017-03-23 16:55:22 -06:00
|
|
|
|
if (islast && (CurCmd == 0x02 || CurCmd == 0x0A) && (SRAMLength > 0))
|
2017-02-03 08:57:31 -07:00
|
|
|
|
{
|
|
|
|
|
FILE* f = fopen(SRAMPath, "wb");
|
|
|
|
|
if (f)
|
|
|
|
|
{
|
|
|
|
|
fwrite(SRAM, SRAMLength, 1, f);
|
|
|
|
|
fclose(f);
|
|
|
|
|
}
|
|
|
|
|
}
|
2017-01-31 09:34:17 -07:00
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
2017-01-22 12:34:59 -07:00
|
|
|
|
namespace NDSCart
|
|
|
|
|
{
|
|
|
|
|
|
|
|
|
|
u16 SPICnt;
|
|
|
|
|
u32 ROMCnt;
|
|
|
|
|
|
|
|
|
|
u8 ROMCommand[8];
|
|
|
|
|
u32 ROMDataOut;
|
|
|
|
|
|
|
|
|
|
u8 DataOut[0x4000];
|
|
|
|
|
u32 DataOutPos;
|
|
|
|
|
u32 DataOutLen;
|
|
|
|
|
|
|
|
|
|
bool CartInserted;
|
|
|
|
|
u8* CartROM;
|
|
|
|
|
u32 CartROMSize;
|
|
|
|
|
u32 CartID;
|
2017-01-22 18:26:05 -07:00
|
|
|
|
bool CartIsHomebrew;
|
2017-01-22 12:34:59 -07:00
|
|
|
|
|
|
|
|
|
u32 CmdEncMode;
|
|
|
|
|
u32 DataEncMode;
|
|
|
|
|
|
|
|
|
|
u32 Key1_KeyBuf[0x412];
|
|
|
|
|
|
|
|
|
|
u64 Key2_X;
|
|
|
|
|
u64 Key2_Y;
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
u32 ByteSwap(u32 val)
|
|
|
|
|
{
|
|
|
|
|
return (val >> 24) | ((val >> 8) & 0xFF00) | ((val << 8) & 0xFF0000) | (val << 24);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
void Key1_Encrypt(u32* data)
|
|
|
|
|
{
|
|
|
|
|
u32 y = data[0];
|
|
|
|
|
u32 x = data[1];
|
|
|
|
|
u32 z;
|
|
|
|
|
|
|
|
|
|
for (u32 i = 0x0; i <= 0xF; i++)
|
|
|
|
|
{
|
|
|
|
|
z = Key1_KeyBuf[i] ^ x;
|
|
|
|
|
x = Key1_KeyBuf[0x012 + (z >> 24) ];
|
|
|
|
|
x += Key1_KeyBuf[0x112 + ((z >> 16) & 0xFF)];
|
|
|
|
|
x ^= Key1_KeyBuf[0x212 + ((z >> 8) & 0xFF)];
|
|
|
|
|
x += Key1_KeyBuf[0x312 + (z & 0xFF)];
|
|
|
|
|
x ^= y;
|
|
|
|
|
y = z;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
data[0] = x ^ Key1_KeyBuf[0x10];
|
|
|
|
|
data[1] = y ^ Key1_KeyBuf[0x11];
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
void Key1_Decrypt(u32* data)
|
|
|
|
|
{
|
|
|
|
|
u32 y = data[0];
|
|
|
|
|
u32 x = data[1];
|
|
|
|
|
u32 z;
|
|
|
|
|
|
|
|
|
|
for (u32 i = 0x11; i >= 0x2; i--)
|
|
|
|
|
{
|
|
|
|
|
z = Key1_KeyBuf[i] ^ x;
|
|
|
|
|
x = Key1_KeyBuf[0x012 + (z >> 24) ];
|
|
|
|
|
x += Key1_KeyBuf[0x112 + ((z >> 16) & 0xFF)];
|
|
|
|
|
x ^= Key1_KeyBuf[0x212 + ((z >> 8) & 0xFF)];
|
|
|
|
|
x += Key1_KeyBuf[0x312 + (z & 0xFF)];
|
|
|
|
|
x ^= y;
|
|
|
|
|
y = z;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
data[0] = x ^ Key1_KeyBuf[0x1];
|
|
|
|
|
data[1] = y ^ Key1_KeyBuf[0x0];
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
void Key1_ApplyKeycode(u32* keycode, u32 mod)
|
|
|
|
|
{
|
|
|
|
|
Key1_Encrypt(&keycode[1]);
|
|
|
|
|
Key1_Encrypt(&keycode[0]);
|
|
|
|
|
|
|
|
|
|
u32 temp[2] = {0,0};
|
|
|
|
|
|
|
|
|
|
for (u32 i = 0; i <= 0x11; i++)
|
|
|
|
|
{
|
|
|
|
|
Key1_KeyBuf[i] ^= ByteSwap(keycode[i % mod]);
|
|
|
|
|
}
|
|
|
|
|
for (u32 i = 0; i <= 0x410; i+=2)
|
|
|
|
|
{
|
|
|
|
|
Key1_Encrypt(temp);
|
|
|
|
|
Key1_KeyBuf[i ] = temp[1];
|
|
|
|
|
Key1_KeyBuf[i+1] = temp[0];
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
void Key1_InitKeycode(u32 idcode, u32 level, u32 mod)
|
|
|
|
|
{
|
|
|
|
|
memcpy(Key1_KeyBuf, &NDS::ARM7BIOS[0x30], 0x1048); // hax
|
|
|
|
|
|
|
|
|
|
u32 keycode[3] = {idcode, idcode>>1, idcode<<1};
|
|
|
|
|
if (level >= 1) Key1_ApplyKeycode(keycode, mod);
|
|
|
|
|
if (level >= 2) Key1_ApplyKeycode(keycode, mod);
|
|
|
|
|
if (level >= 3)
|
|
|
|
|
{
|
|
|
|
|
keycode[1] <<= 1;
|
|
|
|
|
keycode[2] >>= 1;
|
|
|
|
|
Key1_ApplyKeycode(keycode, mod);
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
void Key2_Encrypt(u8* data, u32 len)
|
|
|
|
|
{
|
|
|
|
|
for (u32 i = 0; i < len; i++)
|
|
|
|
|
{
|
|
|
|
|
Key2_X = (((Key2_X >> 5) ^
|
|
|
|
|
(Key2_X >> 17) ^
|
|
|
|
|
(Key2_X >> 18) ^
|
|
|
|
|
(Key2_X >> 31)) & 0xFF)
|
|
|
|
|
+ (Key2_X << 8);
|
|
|
|
|
Key2_Y = (((Key2_Y >> 5) ^
|
|
|
|
|
(Key2_Y >> 23) ^
|
|
|
|
|
(Key2_Y >> 18) ^
|
|
|
|
|
(Key2_Y >> 31)) & 0xFF)
|
|
|
|
|
+ (Key2_Y << 8);
|
|
|
|
|
|
|
|
|
|
Key2_X &= 0x0000007FFFFFFFFFULL;
|
|
|
|
|
Key2_Y &= 0x0000007FFFFFFFFFULL;
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
2017-02-07 14:23:46 -07:00
|
|
|
|
bool Init()
|
|
|
|
|
{
|
|
|
|
|
if (!NDSCart_SRAM::Init()) return false;
|
|
|
|
|
|
2017-03-20 10:39:42 -06:00
|
|
|
|
CartROM = NULL;
|
|
|
|
|
|
2017-02-07 14:23:46 -07:00
|
|
|
|
return true;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
void DeInit()
|
2017-01-22 12:34:59 -07:00
|
|
|
|
{
|
2017-03-20 10:39:42 -06:00
|
|
|
|
if (CartROM) delete[] CartROM;
|
|
|
|
|
|
2017-02-07 14:23:46 -07:00
|
|
|
|
NDSCart_SRAM::DeInit();
|
2017-01-22 12:34:59 -07:00
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
void Reset()
|
|
|
|
|
{
|
|
|
|
|
SPICnt = 0;
|
|
|
|
|
ROMCnt = 0;
|
|
|
|
|
|
|
|
|
|
memset(ROMCommand, 0, 8);
|
|
|
|
|
ROMDataOut = 0;
|
|
|
|
|
|
|
|
|
|
Key2_X = 0;
|
|
|
|
|
Key2_Y = 0;
|
|
|
|
|
|
|
|
|
|
memset(DataOut, 0, 0x4000);
|
|
|
|
|
DataOutPos = 0;
|
|
|
|
|
DataOutLen = 0;
|
|
|
|
|
|
|
|
|
|
CartInserted = false;
|
2017-03-29 10:59:20 -06:00
|
|
|
|
if (CartROM) delete[] CartROM;
|
2017-01-22 12:34:59 -07:00
|
|
|
|
CartROM = NULL;
|
|
|
|
|
CartROMSize = 0;
|
|
|
|
|
CartID = 0;
|
2017-01-22 18:26:05 -07:00
|
|
|
|
CartIsHomebrew = false;
|
2017-01-22 12:34:59 -07:00
|
|
|
|
|
|
|
|
|
CmdEncMode = 0;
|
|
|
|
|
DataEncMode = 0;
|
2017-01-31 09:34:17 -07:00
|
|
|
|
|
|
|
|
|
NDSCart_SRAM::Reset();
|
2017-01-22 12:34:59 -07:00
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
2017-03-19 12:07:39 -06:00
|
|
|
|
bool LoadROM(const char* path, bool direct)
|
2017-01-22 12:34:59 -07:00
|
|
|
|
{
|
|
|
|
|
// TODO: streaming mode? for really big ROMs or systems with limited RAM
|
|
|
|
|
// for now we're lazy
|
|
|
|
|
|
2017-03-20 10:39:42 -06:00
|
|
|
|
if (CartROM) delete[] CartROM;
|
|
|
|
|
|
2017-01-22 12:34:59 -07:00
|
|
|
|
FILE* f = fopen(path, "rb");
|
2017-02-07 15:31:21 -07:00
|
|
|
|
if (!f)
|
|
|
|
|
{
|
|
|
|
|
printf("Failed to open ROM file %s\n", path);
|
|
|
|
|
return false;
|
|
|
|
|
}
|
2017-01-22 12:34:59 -07:00
|
|
|
|
|
|
|
|
|
fseek(f, 0, SEEK_END);
|
|
|
|
|
u32 len = (u32)ftell(f);
|
|
|
|
|
|
|
|
|
|
CartROMSize = 0x200;
|
|
|
|
|
while (CartROMSize < len)
|
|
|
|
|
CartROMSize <<= 1;
|
|
|
|
|
|
|
|
|
|
u32 gamecode;
|
|
|
|
|
fseek(f, 0x0C, SEEK_SET);
|
|
|
|
|
fread(&gamecode, 4, 1, f);
|
|
|
|
|
|
|
|
|
|
CartROM = new u8[CartROMSize];
|
|
|
|
|
memset(CartROM, 0, CartROMSize);
|
|
|
|
|
fseek(f, 0, SEEK_SET);
|
|
|
|
|
fread(CartROM, 1, len, f);
|
|
|
|
|
|
|
|
|
|
fclose(f);
|
|
|
|
|
//CartROM = f;
|
|
|
|
|
|
2017-03-19 12:07:39 -06:00
|
|
|
|
if (direct)
|
|
|
|
|
{
|
|
|
|
|
NDS::SetupDirectBoot();
|
|
|
|
|
CmdEncMode = 2;
|
|
|
|
|
}
|
2017-02-01 13:35:00 -07:00
|
|
|
|
|
2017-01-22 12:34:59 -07:00
|
|
|
|
CartInserted = true;
|
|
|
|
|
|
|
|
|
|
// generate a ROM ID
|
|
|
|
|
// note: most games don't check the actual value
|
|
|
|
|
// it just has to stay the same throughout gameplay
|
|
|
|
|
CartID = 0x00001FC2;
|
|
|
|
|
|
2017-01-22 18:26:05 -07:00
|
|
|
|
u32 arm9base = *(u32*)&CartROM[0x20];
|
|
|
|
|
if (arm9base < 0x8000)
|
|
|
|
|
{
|
|
|
|
|
if (arm9base >= 0x4000)
|
|
|
|
|
{
|
|
|
|
|
// reencrypt secure area if needed
|
2017-03-19 12:07:39 -06:00
|
|
|
|
if (*(u32*)&CartROM[arm9base] == 0xE7FFDEFF && *(u32*)&CartROM[arm9base+0x10] != 0xE7FFDEFF)
|
2017-01-22 18:26:05 -07:00
|
|
|
|
{
|
|
|
|
|
printf("Re-encrypting cart secure area\n");
|
|
|
|
|
|
|
|
|
|
strncpy((char*)&CartROM[arm9base], "encryObj", 8);
|
|
|
|
|
|
|
|
|
|
Key1_InitKeycode(gamecode, 3, 2);
|
|
|
|
|
for (u32 i = 0; i < 0x800; i += 8)
|
|
|
|
|
Key1_Encrypt((u32*)&CartROM[arm9base + i]);
|
|
|
|
|
|
|
|
|
|
Key1_InitKeycode(gamecode, 2, 2);
|
|
|
|
|
Key1_Encrypt((u32*)&CartROM[arm9base]);
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
CartIsHomebrew = true;
|
|
|
|
|
}
|
|
|
|
|
|
2017-01-22 12:34:59 -07:00
|
|
|
|
// encryption
|
|
|
|
|
Key1_InitKeycode(gamecode, 2, 2);
|
2017-02-03 08:57:31 -07:00
|
|
|
|
|
|
|
|
|
|
|
|
|
|
// save
|
|
|
|
|
char savepath[256];
|
|
|
|
|
strncpy(savepath, path, 255);
|
|
|
|
|
savepath[255] = '\0';
|
|
|
|
|
strncpy(savepath + strlen(path) - 3, "sav", 3);
|
|
|
|
|
printf("Save file: %s\n", savepath);
|
|
|
|
|
NDSCart_SRAM::LoadSave(savepath);
|
2017-02-07 15:31:21 -07:00
|
|
|
|
|
|
|
|
|
return true;
|
2017-01-22 12:34:59 -07:00
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
void ReadROM(u32 addr, u32 len, u32 offset)
|
|
|
|
|
{
|
|
|
|
|
if (!CartInserted) return;
|
|
|
|
|
|
|
|
|
|
if (addr >= CartROMSize) return;
|
|
|
|
|
if ((addr+len) > CartROMSize)
|
|
|
|
|
len = CartROMSize - addr;
|
|
|
|
|
|
|
|
|
|
memcpy(DataOut+offset, CartROM+addr, len);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
void ReadROM_B7(u32 addr, u32 len, u32 offset)
|
|
|
|
|
{
|
2017-03-29 10:59:20 -06:00
|
|
|
|
if (!CartInserted) return;
|
|
|
|
|
|
2017-01-22 12:34:59 -07:00
|
|
|
|
addr &= (CartROMSize-1);
|
2017-01-22 18:26:05 -07:00
|
|
|
|
if (!CartIsHomebrew)
|
|
|
|
|
{
|
|
|
|
|
if (addr < 0x8000)
|
|
|
|
|
addr = 0x8000 + (addr & 0x1FF);
|
|
|
|
|
}
|
2017-01-22 12:34:59 -07:00
|
|
|
|
|
|
|
|
|
memcpy(DataOut+offset, CartROM+addr, len);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
2017-04-11 12:21:31 -06:00
|
|
|
|
void ROMEndTransfer(u32 param)
|
2017-01-22 12:34:59 -07:00
|
|
|
|
{
|
|
|
|
|
ROMCnt &= ~(1<<31);
|
|
|
|
|
|
|
|
|
|
if (SPICnt & (1<<14))
|
2017-03-02 16:48:26 -07:00
|
|
|
|
NDS::SetIRQ((NDS::ExMemCnt[0]>>11)&0x1, NDS::IRQ_CartSendDone);
|
2017-01-22 12:34:59 -07:00
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
void ROMPrepareData(u32 param)
|
|
|
|
|
{
|
|
|
|
|
if (DataOutPos >= DataOutLen)
|
|
|
|
|
ROMDataOut = 0;
|
|
|
|
|
else
|
|
|
|
|
ROMDataOut = *(u32*)&DataOut[DataOutPos];
|
|
|
|
|
|
|
|
|
|
DataOutPos += 4;
|
|
|
|
|
|
|
|
|
|
ROMCnt |= (1<<23);
|
2017-04-27 10:45:43 -06:00
|
|
|
|
|
|
|
|
|
if (NDS::ExMemCnt[0] & (1<<11))
|
|
|
|
|
NDS::CheckDMAs(1, 0x12);
|
|
|
|
|
else
|
|
|
|
|
NDS::CheckDMAs(0, 0x05);
|
2017-01-22 12:34:59 -07:00
|
|
|
|
}
|
|
|
|
|
|
2017-01-31 09:34:17 -07:00
|
|
|
|
void WriteROMCnt(u32 val)
|
2017-01-22 12:34:59 -07:00
|
|
|
|
{
|
2017-04-11 12:21:31 -06:00
|
|
|
|
ROMCnt = (val & 0xFF7F7FFF) | (ROMCnt & 0x00800000);
|
2017-01-22 12:34:59 -07:00
|
|
|
|
|
|
|
|
|
if (!(SPICnt & (1<<15))) return;
|
|
|
|
|
|
|
|
|
|
if (val & (1<<15))
|
|
|
|
|
{
|
|
|
|
|
u32 snum = (NDS::ExMemCnt[0]>>8)&0x8;
|
|
|
|
|
u64 seed0 = *(u32*)&NDS::ROMSeed0[snum] | ((u64)NDS::ROMSeed0[snum+4] << 32);
|
|
|
|
|
u64 seed1 = *(u32*)&NDS::ROMSeed1[snum] | ((u64)NDS::ROMSeed1[snum+4] << 32);
|
|
|
|
|
|
|
|
|
|
Key2_X = 0;
|
|
|
|
|
Key2_Y = 0;
|
|
|
|
|
for (u32 i = 0; i < 39; i++)
|
|
|
|
|
{
|
|
|
|
|
if (seed0 & (1ULL << i)) Key2_X |= (1ULL << (38-i));
|
|
|
|
|
if (seed1 & (1ULL << i)) Key2_Y |= (1ULL << (38-i));
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
printf("seed0: %02X%08X\n", (u32)(seed0>>32), (u32)seed0);
|
|
|
|
|
printf("seed1: %02X%08X\n", (u32)(seed1>>32), (u32)seed1);
|
|
|
|
|
printf("key2 X: %02X%08X\n", (u32)(Key2_X>>32), (u32)Key2_X);
|
|
|
|
|
printf("key2 Y: %02X%08X\n", (u32)(Key2_Y>>32), (u32)Key2_Y);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
if (!(ROMCnt & (1<<31))) return;
|
|
|
|
|
|
|
|
|
|
u32 datasize = (ROMCnt >> 24) & 0x7;
|
|
|
|
|
if (datasize == 7)
|
|
|
|
|
datasize = 4;
|
|
|
|
|
else if (datasize > 0)
|
|
|
|
|
datasize = 0x100 << datasize;
|
|
|
|
|
|
|
|
|
|
DataOutPos = 0;
|
|
|
|
|
DataOutLen = datasize;
|
|
|
|
|
|
|
|
|
|
// handle KEY1 encryption as needed.
|
|
|
|
|
// KEY2 encryption is implemented in hardware and doesn't need to be handled.
|
|
|
|
|
u8 cmd[8];
|
|
|
|
|
if (CmdEncMode == 1)
|
|
|
|
|
{
|
|
|
|
|
*(u32*)&cmd[0] = ByteSwap(*(u32*)&ROMCommand[4]);
|
|
|
|
|
*(u32*)&cmd[4] = ByteSwap(*(u32*)&ROMCommand[0]);
|
|
|
|
|
Key1_Decrypt((u32*)cmd);
|
|
|
|
|
u32 tmp = ByteSwap(*(u32*)&cmd[4]);
|
|
|
|
|
*(u32*)&cmd[4] = ByteSwap(*(u32*)&cmd[0]);
|
|
|
|
|
*(u32*)&cmd[0] = tmp;
|
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
{
|
|
|
|
|
*(u32*)&cmd[0] = *(u32*)&ROMCommand[0];
|
|
|
|
|
*(u32*)&cmd[4] = *(u32*)&ROMCommand[4];
|
|
|
|
|
}
|
|
|
|
|
|
2017-01-22 18:26:05 -07:00
|
|
|
|
/*printf("ROM COMMAND %04X %08X %02X%02X%02X%02X%02X%02X%02X%02X SIZE %04X\n",
|
2017-01-22 12:34:59 -07:00
|
|
|
|
SPICnt, ROMCnt,
|
|
|
|
|
cmd[0], cmd[1], cmd[2], cmd[3],
|
|
|
|
|
cmd[4], cmd[5], cmd[6], cmd[7],
|
2017-01-22 18:26:05 -07:00
|
|
|
|
datasize);*/
|
2017-01-22 12:34:59 -07:00
|
|
|
|
|
|
|
|
|
switch (cmd[0])
|
|
|
|
|
{
|
|
|
|
|
case 0x9F:
|
|
|
|
|
memset(DataOut, 0xFF, DataOutLen);
|
|
|
|
|
break;
|
|
|
|
|
|
|
|
|
|
case 0x00:
|
|
|
|
|
memset(DataOut, 0, DataOutLen);
|
|
|
|
|
if (DataOutLen > 0x1000)
|
|
|
|
|
{
|
|
|
|
|
ReadROM(0, 0x1000, 0);
|
|
|
|
|
for (u32 pos = 0x1000; pos < DataOutLen; pos += 0x1000)
|
|
|
|
|
memcpy(DataOut+pos, DataOut, 0x1000);
|
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
ReadROM(0, DataOutLen, 0);
|
|
|
|
|
break;
|
|
|
|
|
|
|
|
|
|
case 0x90:
|
|
|
|
|
case 0xB8:
|
|
|
|
|
for (u32 pos = 0; pos < DataOutLen; pos += 4)
|
|
|
|
|
*(u32*)&DataOut[pos] = CartID;
|
|
|
|
|
break;
|
|
|
|
|
|
|
|
|
|
case 0x3C:
|
2017-03-29 10:59:20 -06:00
|
|
|
|
if (CartInserted) CmdEncMode = 1;
|
2017-01-22 12:34:59 -07:00
|
|
|
|
break;
|
|
|
|
|
|
|
|
|
|
case 0xB7:
|
|
|
|
|
{
|
|
|
|
|
u32 addr = (cmd[1]<<24) | (cmd[2]<<16) | (cmd[3]<<8) | cmd[4];
|
|
|
|
|
memset(DataOut, 0, DataOutLen);
|
|
|
|
|
|
|
|
|
|
if (((addr + DataOutLen - 1) >> 12) != (addr >> 12))
|
|
|
|
|
{
|
|
|
|
|
u32 len1 = 0x1000 - (addr & 0xFFF);
|
|
|
|
|
ReadROM_B7(addr, len1, 0);
|
|
|
|
|
ReadROM_B7(addr+len1, DataOutLen-len1, len1);
|
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
ReadROM_B7(addr, DataOutLen, 0);
|
|
|
|
|
}
|
|
|
|
|
break;
|
|
|
|
|
|
|
|
|
|
default:
|
|
|
|
|
switch (cmd[0] & 0xF0)
|
|
|
|
|
{
|
|
|
|
|
case 0x40:
|
|
|
|
|
DataEncMode = 2;
|
|
|
|
|
break;
|
|
|
|
|
|
|
|
|
|
case 0x10:
|
|
|
|
|
for (u32 pos = 0; pos < DataOutLen; pos += 4)
|
|
|
|
|
*(u32*)&DataOut[pos] = CartID;
|
|
|
|
|
break;
|
|
|
|
|
|
2017-01-22 18:26:05 -07:00
|
|
|
|
case 0x20:
|
|
|
|
|
{
|
|
|
|
|
u32 addr = (cmd[2] & 0xF0) << 8;
|
|
|
|
|
ReadROM(addr, 0x1000, 0);
|
|
|
|
|
}
|
|
|
|
|
break;
|
|
|
|
|
|
2017-01-22 12:34:59 -07:00
|
|
|
|
case 0xA0:
|
|
|
|
|
CmdEncMode = 2;
|
|
|
|
|
break;
|
|
|
|
|
}
|
|
|
|
|
break;
|
|
|
|
|
}
|
|
|
|
|
|
2017-04-11 12:21:31 -06:00
|
|
|
|
ROMCnt &= ~(1<<23);
|
|
|
|
|
|
|
|
|
|
// ROM transfer timings
|
|
|
|
|
// the bus is parallel with 8 bits
|
|
|
|
|
// thus a command would take 8 cycles to be transferred
|
|
|
|
|
// and it would take 4 cycles to receive a word of data
|
2017-04-27 10:45:43 -06:00
|
|
|
|
// TODO: advance read position if bit28 is set
|
2017-01-22 12:34:59 -07:00
|
|
|
|
|
2017-04-11 12:21:31 -06:00
|
|
|
|
u32 xfercycle = (ROMCnt & (1<<27)) ? 8 : 5;
|
2017-04-24 18:26:37 -06:00
|
|
|
|
u32 cmddelay = 8 + (ROMCnt & 0x1FFF);
|
2017-04-27 10:45:43 -06:00
|
|
|
|
if (datasize) cmddelay += ((ROMCnt >> 16) & 0x3F);
|
2017-04-24 18:26:37 -06:00
|
|
|
|
|
2017-01-22 12:34:59 -07:00
|
|
|
|
if (datasize == 0)
|
2017-04-24 18:26:37 -06:00
|
|
|
|
NDS::ScheduleEvent(NDS::Event_ROMTransfer, false, xfercycle*cmddelay, ROMEndTransfer, 0);
|
2017-01-22 12:34:59 -07:00
|
|
|
|
else
|
2017-04-24 18:26:37 -06:00
|
|
|
|
NDS::ScheduleEvent(NDS::Event_ROMTransfer, true, xfercycle*(cmddelay+4), ROMPrepareData, 0);
|
2017-01-22 12:34:59 -07:00
|
|
|
|
}
|
|
|
|
|
|
2017-01-31 09:34:17 -07:00
|
|
|
|
u32 ReadROMData()
|
2017-01-22 12:34:59 -07:00
|
|
|
|
{
|
2017-04-11 12:21:31 -06:00
|
|
|
|
if (ROMCnt & (1<<23))
|
2017-01-22 12:34:59 -07:00
|
|
|
|
{
|
|
|
|
|
ROMCnt &= ~(1<<23);
|
|
|
|
|
|
2017-04-11 12:21:31 -06:00
|
|
|
|
if (DataOutPos < DataOutLen)
|
|
|
|
|
{
|
|
|
|
|
u32 xfercycle = (ROMCnt & (1<<27)) ? 8 : 5;
|
2017-04-24 18:26:37 -06:00
|
|
|
|
u32 delay = 4;
|
|
|
|
|
if (!(DataOutPos & 0x1FF)) delay += ((ROMCnt >> 16) & 0x3F);
|
|
|
|
|
|
|
|
|
|
NDS::ScheduleEvent(NDS::Event_ROMTransfer, true, xfercycle*delay, ROMPrepareData, 0);
|
2017-04-11 12:21:31 -06:00
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
ROMEndTransfer(0);
|
2017-01-22 12:34:59 -07:00
|
|
|
|
}
|
|
|
|
|
|
2017-04-11 12:21:31 -06:00
|
|
|
|
return ROMDataOut;
|
2017-01-22 12:34:59 -07:00
|
|
|
|
}
|
|
|
|
|
|
2017-01-31 09:34:17 -07:00
|
|
|
|
|
|
|
|
|
void WriteSPICnt(u16 val)
|
|
|
|
|
{
|
|
|
|
|
SPICnt = (SPICnt & 0x0080) | (val & 0xE043);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
u8 ReadSPIData()
|
|
|
|
|
{
|
|
|
|
|
if (!(SPICnt & (1<<15))) return 0;
|
|
|
|
|
if (!(SPICnt & (1<<13))) return 0;
|
|
|
|
|
|
|
|
|
|
return NDSCart_SRAM::Read();
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
void WriteSPIData(u8 val)
|
|
|
|
|
{
|
|
|
|
|
if (!(SPICnt & (1<<15))) return;
|
|
|
|
|
if (!(SPICnt & (1<<13))) return;
|
|
|
|
|
|
|
|
|
|
// TODO: take delays into account
|
|
|
|
|
|
|
|
|
|
NDSCart_SRAM::Write(val, SPICnt&(1<<6));
|
|
|
|
|
}
|
|
|
|
|
|
2017-01-22 12:34:59 -07:00
|
|
|
|
}
|